

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

| REV | ECN | DESCRIPTION OF REVISION | CK APPD / DATE |
|-------|-------|-------------------------|----------------|
| <REV> | <ECN> | <ECO_DESCRIPTION> | <ECODATE> |

SCHEM, MLB, X425

08/06/2014 PROTO1A

| Page | Contents | Sync | Date |
|------|----------------------------|----------------|------------|
| 1 | Table of Contents | MASTER | |
| 2 | BOM Configuration | CLEAN_X305 | 05/30/2014 |
| 3 | BOM Configuration | J15_MLB | 10/31/2012 |
| 4 | PD Parts | J15_MLB | 10/31/2012 |
| 5 | CPU DMI/PEG/FDI/RSVD | CLEAN_X305_PEG | 02/18/2014 |
| 6 | CPU Clock/Misc/JTAG/CFG | J15_REFERENCE | 12/18/2012 |
| 7 | CPU DDR3 Interfaces | J15_REFERENCE | 12/18/2012 |
| 8 | CPU Power | J15_REFERENCE | 12/18/2012 |
| 9 | CPU Ground | J15_REFERENCE | 12/18/2012 |
| 10 | CPU Decoupling | J15_REFERENCE | 12/18/2012 |
| 11 | PCH RTC/HDA/JTAG/SATA/CLK | J15_REFERENCE | 12/18/2012 |
| 12 | PCH DMI/FDI/PM/GFX/PCI | J15_REFERENCE | 12/18/2012 |
| 13 | PCH PCI-E/USB | J15_REFERENCE | 12/18/2012 |
| 14 | PCH GPIO/MISC/NCTF | CLEAN_X305_PEG | 02/18/2014 |
| 15 | PCH Power | J15_REFERENCE | 12/18/2012 |
| 16 | PCH Grounds | J15_REFERENCE | 12/18/2012 |
| 17 | PCH DECOUPLING | J15_REFERENCE | 12/18/2012 |
| 18 | CPU & PCH XDP | J15_MLB | 10/31/2012 |
| 19 | Chipset Support | J15_REFERENCE | 12/18/2012 |
| 20 | Project Chipset Support | J15_REFERENCE | 01/14/2013 |
| 21 | CPU Memory S3 Support | CLEAN_X305G | 07/01/2014 |
| 22 | DDR3 VREF MARGINING | CLEAN_X305 | 01/14/2014 |
| 23 | DDR3 SDRAM Bank A (1 OF 2) | J15_MLB | 10/31/2012 |
| 24 | DDR3 SDRAM Bank A (2 OF 2) | J15_MLB | 10/31/2012 |
| 25 | DDR3 SDRAM Bank B (1 OF 2) | J15_MLB | 10/31/2012 |
| 26 | DDR3 SDRAM Bank B (2 OF 2) | J15_MLB | 10/31/2012 |
| 27 | DDR3 Termination | J15_MLB | 10/31/2012 |
| 28 | Thunderbolt Host (1 of 2) | T29_RR | 01/14/2013 |
| 29 | Thunderbolt Host (2 of 2) | T29_RR | 01/14/2013 |
| 30 | Thunderbolt Mobile Support | CLEAN_X305 | 06/24/2014 |
| 31 | Thunderbolt Connector A | CLEAN_X305 | 06/24/2014 |
| 32 | Thunderbolt Connector B | CLEAN_X305 | 06/24/2014 |
| 33 | DDC Crossbar | J15_REFERENCE | 11/16/2012 |
| 34 | X87 CONNECTOR | CLEAN_X305 | 01/15/2014 |
| 35 | SSD Connector | CLEAN_X305_PEG | 02/18/2014 |
| 36 | Camera 1 of 2 | CLEAN_X305 | 06/24/2014 |
| 37 | Camera 2 of 2 | CLEAN_X305 | 06/24/2014 |
| 38 | USB 3.0 CONNECTORS | J15_MLB | 10/31/2012 |
| 39 | KEYBOARD/TRACKPAD (1 OF 2) | CLEAN_X305_PEG | 02/18/2014 |
| 40 | KEYBOARD/TRACKPAD (2 OF 2) | CLEAN_X305 | 05/30/2014 |
| 41 | SMC | CLEAN_X305 | 01/15/2014 |


| Page | Contents | Sync | Date |
|------|---------------------------------------|----------------|------------|
| 42 | SMC Shared Support | CLEAN_X305 | 06/24/2014 |
| 43 | SMC Project Support | CLEAN_X305 | 05/30/2014 |
| 44 | SMBus Connections | CHANG_745 | 11/26/2012 |
| 45 | High Side Voltage and Current Sensing | CLEAN_X305_PEG | 02/18/2014 |
| 46 | Load Side Voltage and Current Sensing | CLEAN_X305_PEG | 02/18/2014 |
| 47 | Debug Sensors | CLEAN_X305 | 01/14/2014 |
| 48 | Thermal Sensors | CHANG_745 | 11/26/2012 |
| 49 | Fan Connectors | J15_MLB | 10/31/2012 |
| 50 | SPI Debug Connector | CLEAN_X305_PEG | 02/18/2014 |
| 51 | AUDIO:CODEC, ANALOG | JOE_745 | 07/30/2013 |
| 52 | AUDIO:CODEC, DIGITAL | JOE_745 | 07/30/2013 |
| 53 | AUDIO: SPEAKER AMP | JOE_745 | 07/30/2013 |
| 54 | AUDIO: JACK | CLEAN_X305 | 06/24/2014 |
| 55 | AUDIO: JACK TRANSLATORS | CLEAN_X305 | 06/24/2014 |
| 56 | DC-In & Battery Connectors | CLEAN_X305_PEG | 02/18/2014 |
| 57 | PBus Supply & Battery Charger | CLEAN_X305 | 01/15/2014 |
| 58 | CPU VR12.5 VCC Regulator IC | CLEAN_X305_PEG | 02/24/2014 |
| 59 | CPU VR12.5 VCC Power Stage | J15_MLB | 10/31/2012 |
| 60 | 1.35V DDR3L SUPPLY | CLEAN_X305 | 01/15/2014 |
| 61 | 5V / 3.3V Power Supply | CLEAN_X305_PEG | 02/18/2014 |
| 62 | 1V05V POWER SUPPLY | CLEAN_X305_PEG | 02/18/2014 |
| 63 | LCD/KBD Backlight Driver | CLEAN_X305_PEG | 02/19/2014 |
| 64 | Misc Power Supplies | CLEAN_X305 | 01/15/2014 |
| 65 | X249 Boost Power Supply | CLEAN_X305 | 05/30/2014 |
| 66 | Power FETs | CLEAN_X305_PEG | 02/18/2014 |
| 67 | Power Control 1/ENABLE | CLEAN_X305 | 05/30/2014 |
| 68 | eDP Display Connector | CLEAN_X305_PEG | 02/18/2014 |
| 69 | RIO Connectors | CLEAN_X305G | 01/14/2014 |
| 70 | Power Aliases | CLEAN_X305 | 05/30/2014 |
| 71 | Signal Aliases | J15_MLB | 10/31/2012 |
| 72 | Functional Test Points | J15_MLB | 10/31/2012 |
| 73 | NC & No Test | J15_MLB | 10/31/2012 |
| 74 | PCB Rule Definitions | SIDLE_745 | 12/10/2012 |
| 75 | CPU Constraints | CLEAN_X305_PEG | 02/18/2014 |
| 76 | PCH Constraints 1 | SIDLE_745 | 12/10/2012 |
| 77 | PCH Constraints 2 | CLEAN_X305_PEG | 02/18/2014 |
| 78 | Memory Constraints | SIDLE_745 | 12/10/2012 |
| 79 | Thunderbolt Constraints | SIDLE_745 | 12/10/2012 |
| 80 | Camera Constraints | SIDLE_745 | 12/10/2012 |
| 81 | SMC Constraints | SIDLE_745 | 12/10/2012 |
| 82 | Project Specific Constraints | SIDLE_745 | 12/10/2012 |

ALIASES RESOLVED

Schematic / PCB #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|----------------|---------------|----------|------------|
| 051-00330 | 1 | SCHEM,MLB,X305 | SCH | CRITICAL | |
| 820-00138 | 1 | PCHP,MLB,X305 | PCB | CRITICAL | |

DRAWING
 TITLE=MLB
 ABBREV=ABBREV
 PART_MODIFIED=mod 6/13/00/04 2014

| | |
|--|-------------------------------|
| DRAWING TITLE <PART_DESCRIPTION> | |
|  Apple Inc. | DRAWING NUMBER <SCH_NUM> D |
| REVISION <E4LABEL> | |
| BRANCH <BRANCH> | |
| PAGE 1 OF 118 | |
| SHEET 1 OF 82 | |

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BOM Variants

| BOM NUMBER | BOM NAME | BOM OPTIONS |
|------------|-------------------------------|---|
| 685-00039 | COMMON PARTS, MLB, X425 | X425_COMMON |
| 985-00043 | DEV, MLB, X425 | X425_DEVEL:ENG |
| 639-00534 | PCBA, MLB, CTO, 16G-HYN, X425 | BASE_BOM, DEVEL_BOM, CPU_CRW:CTO, RAM:HYNIX_1866 |
| 639-00535 | PCBA, MLB, CTO, 16G-MIC, X425 | BASE_BOM, DEVEL_BOM, CPU_CRW:CTO, RAM:MICRON_1866 |

X425 BOM Groups

| BOM GROUP | BOM OPTIONS |
|----------------|---|
| X425_COMMON | ALTERNATE, COMMON, X425_COMMON1, X425_COMMON2, X425_PROGPARTS |
| X425_COMMON1 | CPUMEM:S0, TBTHV:P15V, SKIP_5V3V3:AUDIBLE, CPUPEG:X8X8, S2_PWR:S0, SMC_SUSACK:YES |
| X425_COMMON2 | EDP:YES, XDP, SSD_PWR_EN:GPIO, CAM_WAKE:NO, SAMCONN, APCLKRQ:ISOL, DDRREG_PGD:N, CRW_SPRT,WLAN_SW:SIL |
| X425_PVT | BKLT:PROD, SENSOR_NONPROD:N |
| X425_PROGPARTS | SMC_PROG:BASE, BOOTROM_PROG:PROTO1A, TBTRM:PROG |
| X425_DEVEL:ENG | ALTERNATE, XDP_DEBUG, S0PGOOD_ISL, SENSOR_NONPROD:Y, SENSOR_NONPROD_R, BKLT:ENG,DBGLED, X249:BOOST |
| X425_DEVEL:DVT | ALTERNATE, XDP_DEBUG, BKLT:PROD, SENSOR_NONPROD:N,DBGLED |
| X425_DEVEL:PVT | XDP_DEBUG |
| XDP_DEBUG | XDP_CONN, XDP_PCH |

Module Parts

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|----------------|
| 337S00057 | 1 | CRW,SR12W,PRQ,CO,2.2.47W,4+3E,1.2.6M,BGA | U0500 | CRITICAL | CPU_CRW:BETTER |
| 337S00058 | 1 | CRW,SR12X,PRQ,CO,2.5.47W,4+3E,1.2.6M,BGA | U0500 | CRITICAL | CPU_CRW:BEST |
| 337S00059 | 1 | CRW,SR12Y,PRQ,CO,2.8.47W,4+3E,1.2.6M,BGA | U0500 | CRITICAL | CPU_CRW:CTO |
| 337S4542 | 1 | IC,QENV,LPT-M,HMB7,C2,SR199,PRQ,FCBGA | U1100 | CRITICAL | |
| 338S1247 | 1 | IC,TBT,FR-4C,A0,PRQ,C10,SR1JC,FCBGA288 | U2800 | CRITICAL | |
| 338S1264 | 1 | IC,BCN15700A2,S2,PCIEX,CBGA,8X8,209FCBGA | U3900 | CRITICAL | |
| 333S0700 | 1 | IC,SDRAM,4GBIT,DDR3L-1600,ODDMA,96B,FBGA | U4000 | CRITICAL | |
| 333S0802 | 16 | IC,SDRAM,25NM,512MX8,DDR3L-1866,78B,FBGA | | CRITICAL | HYNIX_1866_S |
| 333S0719 | 16 | IC,SDRAM,4GBIT,DDR3-1866,V8DA,78B,FBGA | | CRITICAL | MICRON_1866_S |
| 333S0802 | 32 | IC,SDRAM,25NM,512MX8,DDR3L-1866,78B,FBGA | | CRITICAL | HYNIX_1866 |
| 333S0719 | 32 | IC,SDRAM,4GBIT,DDR3-1866,V8DA,78B,FBGA | | CRITICAL | MICRON_1866 |

DRAM SPD Straps

| BOM GROUP | BOM OPTIONS |
|-------------------|---|
| RAM:HYNIX_1866_S | HYNIX_1866_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L |
| RAM:MICRON_1866_S | MICRON_1866_S, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L |
| RAM:HYNIX_1866 | HYNIX_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L |
| RAM:MICRON_1866 | MICRON_1866, RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L |

COMMON/DEVEL BOM

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------|---------------|----------|------------|
| 685-00039 | 1 | COMMON PARTS, MLB, X425 | BASE | CRITICAL | BASE_BOM |
| 985-00043 | 1 | DEV, MLB, X425 | DEVEL | CRITICAL | DEVEL_BOM |

SYNC MASTER=CLEAN X305 SYNC DATE=05/30/2014

BOM Configuration

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 2 OF 118
 SHEET: 2 OF 82

Programmables - All builds

| | | | | | |
|-----------|---|--|-------|----------|--------------|
| 335S0915 | 1 | IC,SERIAL SPI FLASH ROM,4MBIT,50MHZ,USON | U2890 | CRITICAL | TBTROM:BLANK |
| 341S00133 | 1 | T29,FALCON RIDGE(VXXXX)PROTO 1A,X425 | U2890 | CRITICAL | TBTROM:PROG |

SMC


| | | | | | |
|-----------|---|--|-------|----------|----------------|
| 338S1214 | 1 | IC,SMC-BL,40MHZ/50DMIPS,SCPL FW,157BGA | U5000 | CRITICAL | SMC_PROG:BLANK |
| 341S00125 | 1 | IC,SMC-BL,EXT (V2.24A31) PROTO 1A,X425 | U5000 | CRITICAL | SMC_PROG:BASE |


EFI ROM

| | | | | | |
|-----------|---|------------------------------------|-------|----------|----------------------|
| 335S00007 | 1 | IC,SERIAL FLASH,64MB,3V,WS0N,6X5MM | U6100 | CRITICAL | BOOTROM_BLANK:WIN |
| 335S00006 | 1 | IC,SERIAL FLASH,64MB,3V,WS0N,6X5MM | U6100 | CRITICAL | BOOTROM_BLANK:MAC |
| 341S00131 | 1 | IC,EFI ROM (VXXXX) PROTO 1A,X425 | U6100 | CRITICAL | BOOTROM_PROG:PROTOLA |

Alternate Parts

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|--------------------------|
| 376S1053 | 376S0604 | | ALL | Diodes alt to Fairchild |
| 128S0311 | 128S0329 | | ALL | NEC alt to Sanyo |
| 138S0739 | 138S0706 | | ALL | Samsung alt to Murata |
| 197S0481 | 197S0480 | | ALL | Epson alt to NDK |
| 197S0478 | 197S0479 | | ALL | NDK Alt to Epson |
| 371S0713 | 371S0558 | | ALL | DSG alt to ST |
| 152S0461 | 152S1645 | | ALL | Cystec alt to Vishay |
| 376S1080 | 376S0820 | | ALL | Diodes alt to On Semi |
| 155S0667 | 155S00008 | | ALL | Panasonic alt to TDK |
| 376S1217 | 376S0855 | | ALL | Toshiba alt to Diodes |
| 376S1129 | 376S0855 | | ALL | NEC alt to Diodes |
| 376S1089 | 376S1128 | | ALL | NEC alt to Diodes |
| 128S0371 | 128S0376 | | ALL | Kemet alt to Sanyo |
| 138S0803 | 138S0639 | | ALL | Samsung alt to Murata |
| 138S0843 | 138S0674 | | ALL | Samsung alt to Murata |
| 138S0846 | 138S0811 | | ALL | Samsung alt to Murata |
| 127S0164 | 127S0162 | | ALL | Rohm alt to Vishay |
| 138S0732 | 138S0715 | | ALL | Rohm alt to Vishay |
| 128S0364 | 128S0264 | | ALL | Kemet alt to Sanyo |
| 333S0704 | 333S0700 | | ALL | ELPIDA to HYNIX |
| 311S0649 | 311S0541 | | ALL | ON alt to Toshiba |
| 376S00014 | 376S0761 | | ALL | Toshiba alt to Vishay |
| 740S00003 | 740S0135 | | ALL | ARM alt to Tyco |
| 377S0155 | 377S00011 | | ALL | On Semi alt to Infineon |
| 377S0184 | 377S00011 | | ALL | Infineon alt to Infineon |


| | | | |
|---|--|----------------------|----------|
| SYNC MASTER=J15 MLB | | SYNC DATE=10/31/2012 | |
| BOM Configuration | | | |
|  Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | <BRANCH> |
| | | PAGE | 3 OF 118 |
| | | SHEET | 3 OF 82 |
| | | | |



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|----------------|----------|------------|
| 860-00184 | 2 | STANDOFF, THERMAL/FAN, W/O MYLAR, X305 | SH0423, SH0425 | CRITICAL | |

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|------------|
| 946-3819 | 1 | D2 MLB DVMAX ADHESIVE SEE-CURE 29993-SC | EDGE_BOND | CRITICAL | |

| | | | |
|---|----------------|----------------------|--|
| SYNC MASTER=J15 MLB | | SYNC DATE=10/31/2012 | |
| PD Parts | | | |
| | DRAWING NUMBER | SIZE | |
| | <SCH_NUM> | D | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | REVISION | BRANCH | |
| | <E4LABEL> | <BRANCH> | |
| | PAGE | 4 OF 118 | |
| | SHEET | 4 OF 82 | |



| | | | |
|---|--|----------------------|----------|
| SYNC MASTER=CLEAN X305 PEG | | SYNC DATE=02/18/2014 | |
| CPU DMI/PEG/FDI/RSVD | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 5 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 5 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

D

D

C


C

B

B



A

A



CFG [7] :PEG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER xkRESEtb 0 = WAIT FOR BIOS
 CFG [6:5] :PCIE BIFURCATION 11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
 CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED 0 = ENABLED
 CFG [3] :PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED
 CFG [2] :PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION 0 = LANES REVERSED

These can be placed close to J1800 and only for debug access



| BOM GROUP | BOM OPTIONS |
|--------------|-----------------------|
| CPUEG:X8X8 | CPUCFG5_PD |
| CPUEG:X8X4X4 | CPUCFG6_PD,CPUCFG5_PD |

To use PEG X16 configuration, simply remove CPUEG:X8X8 and CPUEG:X8X4X4 from BOMs.

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J15 REFERENCE | | SYNC DATE=12/18/2012 | |
| CPU Clock/Misc/JTAG/CFG | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | <E4LABEL> |
| | | BRANCH | <BRANCH> |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED | | | |
| | | PAGE | 6 OF 118 |
| | | SHEET | 6 OF 82 |



OMIT_TABLE

OMIT_TABLE


U0500
HASWELL
BGA
SYM 3 OF 12

U0500
HASWELL
BGA
SYM 4 OF 12

MEMORY CHANNEL A

MEMORY CHANNEL B

| | | | |
|---|--|-----------------------------|--------------------|
| SYNC MASTER=J15 REFERENCE | | SYNC DATE=12/18/2012 | |
| CPU DDR3 Interfaces | | | |
| Apple Inc. | | DRAWING NUMBER <SCH_NUM> | SIZE D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION <E4LABEL> | BRANCH <BRANCH> |
| | | PAGE 7 OF 118 | SHEET 7 OF 82 |



NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

Max load: 300mA
 PPVCCIO_S0_CPU
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.2 mm
 VOLTAGE=1.05V

PLACE_NEAR=U0500.C50:50.8mm
 PLACE_SIDE=BOTTOM
 R0860 100 1/16W MF-LF 402.2

Max load: 300mA
 PPVCOMP_S0_CPU
 MIN LINE WIDTH=0.4 mm
 MIN NECK WIDTH=0.2 mm
 VOLTAGE=1.05V


R0802.2: PLACE_NEAR=U0500.J50:2.54mm
 R0810.2: PLACE_NEAR=U0500.J53:38mm
 R0800.2: PLACE_NEAR=R0810.1:2.54mm

Connections are required for BDW CPU support.

FC_D5 D5 PP1V05_S0_CPU_VCCST 10 19
 FC_D3 D3 CPU_VCCST_PWRGD 40 19

OMIT TABLE
 U0500
 HASWELL
 BGA
 SYM 6 OF 12
 POWER

| | | | |
|---|--|----------------------|-------------|
| SYNC MASTER=J15 REFERENCE | | SYNC DATE=12/18/2012 | |
| CPU Power | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| NOTICE OF PROPRIETARY PROPERTY: | | REVISION | <SCH_NUM> D |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | BRANCH | <E4LABEL> |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | <BRANCH> |
| II NOT TO REPRODUCE OR COPY IT | | 8 OF 118 | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | 8 OF 82 | |
| IV ALL RIGHTS RESERVED | | | |




| | | | |
|--|--|----------------------|----------|
| SYNC MASTER=J15 REFERENCE | | SYNC DATE=12/18/2012 | |
| CPU Ground | | | |
| | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | |
| | | <E4LABEL> | |
| | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 9 OF 118 |
| | | SHEET | 9 OF 82 |

CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge, 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)
Apple Implementation: 8x 210uF(2x nostuff) 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402


PLACEMENT_NOTE (C1000-C1019):

Place on bottom side of U0500




NO STUFF NO STUFF NO STUFF
PLACEMENT_NOTE (C1020-C1023):

Place near U0500 on bottom side NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF




NO STUFF NO STUFF NO STUFF
PLACEMENT_NOTE (C1024-C1045):

Place near inductors on bottom side.




PLACEMENT_NOTE (C1046-C1067):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1068-C1076):

NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF NO STUFF




CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT_NOTE (C1080-C1089):

Place on bottom side of U0500




PLACEMENT_NOTE (C1090-C1097):

Place near U0500 on bottom side




PLACEMENT_NOTE (C1098-C1099):




CPU VCCIO Decoupling

Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)



CPU VCCST Decoupling

Intel recommendation: 1x 0.1uF 0402, 1x 4.7uF 0805
Apple Implementation: 1x 0.1uF 0201, 1x 4.7uF 0402



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J15 REFERENCE | | SYNC DATE=12/18/2012 | |
| CPU Decoupling | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| | | BRANCH | |
| | | <BRANCH> | |
| NOTICE OF PROPRIETARY PROPERTY: | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |
| | | PAGE | 10 OF 118 |
| | | SHEET | 10 OF 82 |

NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.

D

C

B


A

D

C

B

A



NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks. PEG-attached (CPU) PCIe devices must use one set, while PCH-attached PCIe devices use the other set. If 2 or less devices are attached to PEG the CLKOUT_PEG outputs can be used for those devices.

SATA Port assignments:
 Primary HDD/SSD (SATA only)
 Secondary HDD/SSD (SATA only)
 Reserved: ODD
 Unused
 PCIe:
 Reserved: Ethernet (if not combo w/SD Card)
 Unused

NOTE: ENET pair only used if SD Card Reader is USB3.

Unused clock terminations for FCIM Mode

Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
 Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
 If HDA = S0, must also ensure that signal cannot be high in S3.

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

PAGE TITLE: PCH RTC/HDA/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 11 OF 118

SHEET: 11 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

D

C

B


A

D

C

B

A



USB3 Port Assignments:

Unused

PCIe/USB3 Port Assignments:

SD Card Reader (& Ethernet if combo)

PCIe Port Assignments:

AirPort

Camera

SSD (Gumstick) Lane 0 (PCIe-only) Or PCIe switch if TBT/SSD


SSD (Gumstick) Lane 1 (PCIe-only) Or PCIe switch if TBT/SSD

SSD (Gumstick) Lane 2 (PCIe-only) Or PCIe switch if TBT/SSD

SSD (Gumstick) Lane 3 (PCIe-only) Or PCIe switch if TBT/SSD

OMIT_TABLE

U1100 LYNXPPOINT MOBILE FCBGA (9 OF 11)



USB Port Assignments:

Ext A (LS/FS/HS)

Ext C (LS/FS/HS)

Reserved: SD (HS)

Reserved: WiFi (HS)

Unused

Reserved: PSOC (Legacy Trackpad)

Unused

Unused

Ext B (LS/FS/HS)

Ext D (LS/FS/HS)

Reserved: Camera

BT

IR

Trackpad


USB3 Port Assignments:

Ext A (SS)

Ext B (SS)

Ext C (SS)

Ext D (SS)



| | | | | | | | | | |
|-------|----|-------------|-------|----|---|---|----|---------------|-----|
| 77 41 | BT | LPC AD<0> | R1340 | 33 | 1 | 2 | | LPC AD R<0> | A20 |
| 77 41 | BT | LPC AD<1> | R1341 | 33 | 1 | 2 | 5% | LPC AD R<1> | C20 |
| 77 41 | BT | LPC AD<2> | R1342 | 33 | 1 | 2 | 5% | LPC AD R<2> | A18 |
| 77 41 | BT | LPC AD<3> | R1343 | 33 | 1 | 2 | 5% | LPC AD R<3> | C18 |
| 77 41 | BT | LPC FRAME L | R1344 | 33 | 1 | 2 | 5% | LPC FRAME R L | B21 |

| | | | | | | | | | | |
|--------------------|-----|----|----|----|-------|----|-----|-------------------------------|----|----|
| PP3V3_SUS | 11 | 12 | 13 | 14 | 15 | 17 | 50 | 64 | 66 | 67 |
| PP3V3_SUS | 11 | 12 | 13 | 14 | 15 | 17 | 50 | 64 | 66 | 67 |
| PP3V3_S3 | 20 | 21 | 44 | 46 | 47 | 66 | 69 | 70 | 72 | |
| PP3V3_S3RS0_CAMERA | 36 | 47 | 70 | | | | | | | |
| PP3V3_S0 | 11 | 12 | 13 | 14 | 15 | 17 | 50 | 64 | 66 | 67 |
| R1350 | 10K | 1 | 2 | 5% | 1/20W | MF | 201 | LPC SERIRQ | 13 | 41 |
| R1351 | 10K | 1 | 2 | 5% | 1/20W | MF | 201 | TBT PWR EN PCH | 13 | 20 |
| R1360 | 10K | 1 | 2 | 5% | 1/20W | MF | 201 | XDP DA0 USB EXTA OC L | 13 | 18 |
| R1361 | 10K | 1 | 2 | 5% | 1/20W | MF | 201 | XDP DA1 USB EXTC OC L | 13 | 18 |
| R1362 | 10K | 1 | 2 | 5% | 1/20W | MF | 201 | SSD PWR EN | 13 | 66 |
| R1368 | 10K | 1 | 2 | 5% | 1/20W | MF | 201 | CAMERA PWR EN | 13 | 18 |
| R1320 | 10K | 1 | 2 | 5% | 1/20W | MF | 201 | XDP DB0 USB EXTB OC L | 13 | 18 |
| R1321 | 10K | 1 | 2 | 5% | 1/20W | MF | 201 | XDP DB1 USB EXTD OC L | 13 | 18 |
| R1367 | 10K | 2 | 1 | 5% | 1/20W | MF | 201 | SD PWR EN | 13 | 69 |
| R1369 | 10K | 1 | 2 | 5% | 1/20W | MF | 201 | XDP DB3 SDCONN STATE CHANGE L | 13 | 18 |
| R1392 | 1K | 1 | 2 | 5% | 1/20W | MF | 201 | SPI IO<2> | 13 | 50 |
| R1393 | 1K | 1 | 2 | 5% | 1/20W | MF | 201 | SPI IO<3> | 13 | 50 |
| R1353 | 10K | 1 | 2 | 5% | 1/20W | MF | 201 | PCH SMBALERT L | 13 | |
| R1354 | 10K | 1 | 2 | 5% | 1/20W | MF | 201 | PCH SML0ALERT L | 13 | |
| R1355 | 10K | 1 | 2 | 5% | 1/20W | MF | 201 | PCH SML1ALERT L | 13 | |

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

PAGE TITLE: PCH PCI-E/USB

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D



REVISION: <E4LABEL>

BRANCH: <BRANCH>

PAGE: 13 OF 118

SHEET: 13 OF 82


Pull-up/down on chipset support page (depends on TBT controller)
 Falcon Ridge: TBT_CIO_PLUG_EVENT_L, requires pull-up (S0), no isolation necessary.
 Cactus Ridge: TBT_CIO_PLUG_EVENT, requires pull-down & isolation.



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|------------|
| 117S0201 | 1 | RES, MF, 1A MAX, 0.0 OHM, 5%, 0201, BLACK | R1456 | | BDW_SPRT |

| BOM GROUP | BOM OPTIONS |
|-------------|--|
| RAMCFG_SLOT | RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H |

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
 Systems with chip-down memory should add pull-downs on another page and set straps per software.




SYNC MASTER=CLEAN X305 PEG SYNC DATE=02/18/2014

PAGE TITLE: PCH GPIO/MISC/NCTF

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 14 OF 118
 SHEET: 14 OF 82




Current data from LPT EDS (doc #486708, Rev 1.0).

| | | | | | |
|---|--|---------------------------|--|----------------------|-----------|
| PAGE TITLE | | SYNC MASTER=J15 REFERENCE | | SYNC DATE=12/18/2012 | |
| PCH Power | | | | DRAWING NUMBER | SIZE |
| Apple Inc. | | | | <SCH_NUM> | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED | | | | REVISION | <E4LABEL> |
| | | | | BRANCH | <BRANCH> |
| | | | | PAGE | 15 OF 118 |
| | | | | SHEET | 15 OF 82 |



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J15 REFERENCE | | SYNC DATE=12/18/2012 | |
| PCH Grounds | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | <SCH_NUM> | D |
| | | <E4LABEL> | |
| | | BRANCH | <BRANCH> |
| | | PAGE | 16 OF 118 |
| | | SHEET | 16 OF 82 |



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-----------------------------------|---------------|----------|------------|
| 113S0022 | 1 | RES,FF,0 OHM,(020OHM MAX),2A,0603 | L1790 | | |

SYNC MASTER=J15 REFERENCE SYNC DATE=12/18/2012

PCH DECOUPLING

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 17 OF 118
 SHEET: 17 OF 82

Extra BPM Testpoints

- 75 6 XDP_BPM_L<2> TP1802
- 75 6 XDP_BPM_L<3> TP1803
- 75 6 XDP_BPM_L<4> TP1804
- 75 6 XDP_BPM_L<5> TP1805
- 75 6 XDP_BPM_L<6> TP1806
- 75 6 XDP_BPM_L<7> TP1807

Merged (CPU/PCH) Micro2-XDP



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.


TDI and TMS are terminated in CPU.

| PCH/XDP Signals | | Non-XDP Signals | |
|-------------------------------|-----------------|-----------------------|-------------------------------|
| XDP DA0 USB EXTA OC L | R1890 SHORT 1 2 | USB EXTA OC L | 18 |
| XDP DA2 SSD PWR EN | R1895 SHORT 1 2 | SSD PWR EN | 13 66 |
| XDP DA3 CAMERA PWR EN | R1893 SHORT 1 2 | CAMERA PWR EN | 70 67 66 63 62 59 58 49 32 31 |
| XDP DB0 USB EXTB OC L | R1894 SHORT 1 2 | USB EXTB OC L | 61 34 32 31 21 19 17 15 14 12 |
| XDP DB2 SD PWR EN | R1896 SHORT 1 2 | SD PWR EN | 13 69 72 |
| XDP DB3 SDCONN STATE CHANGE L | R1897 SHORT 1 2 | SDCONN STATE CHANGE L | 20 |
| XDP DC0 DP AUXCH ISOL L | R1872 SHORT 1 2 | DP AUXCH ISOL L | 11 |
| XDP DC1 SATARDVR EN | MAKE_BASE=TRUE | XDP DC1 SATARDVR EN | 11 18 |
| XDP DC2 ODD PWR EN L | MAKE_BASE=TRUE | XDP DC2 ODD PWR EN L | 14 18 |
| XDP DC3 JTAG ISP TCK | R1875 SHORT 1 2 | JTAG ISP TCK | 14 20 |
| XDP DD0 SSD PCIE SEL L | R1876 SHORT 1 2 | SSD PCIE SEL L | 15 |
| XDP DD1 MLB RAMCFG1 | MAKE_BASE=TRUE | XDP DD1 MLB RAMCFG1 | 14 18 20 |
| XDP DD2 ENETSD CLKREQ L | MAKE_BASE=TRUE | XDP DD2 ENETSD CLKREQ | 11 18 |
| XDP DD3 AP CLKREQ L | R1879 SHORT 1 2 | AP CLKREQ L | 11 34 |

PCH/XDP Signal Isolation Notes:
 'Output' non-XDP signals require pulls.
 'Output' PCH/XDP signals require pulls.
 R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).

- Unused PCH/XDP Signals**
- XDP DA1 USB EXTC OC L TP1810
 - XDP DB1 USB EXTD OC L TP1811
 - XDP FC0 HDD PWR EN TP1812
 - XDP FC1 GPU GOOD TP1813


CPU JTAG Isolation




- XDP CPU TDO R1820 51 2
- XDP CPU TCK R1823 51 2
- XDP CPU PCH TRST R1824 51 2
- XDP CPU TDI R1860 51 2
- XDP CPU TMS R1861 51 2
- XDP CPU TMS R1862 51 2
- XDP CPU TCK R1866 51 2

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J15_MLB | | SYNC DATE=10/31/2012 | |
| CPU & PCH XDP | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 18 OF 118 |
| | | SHEET | 18 OF 82 |

PCH Reset Button




PCH PWROK Generation




NOTE: ALL_SYS_PWRGD must remain low until at least 5ms after all rails are valid.

VCCST (1.05V S0) PWRGD




PCH 33MHz Clocks



System RTC Power Source & 32kHz / 25MHz Clock Generator


VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Camera power rail for XTAL circuit.
VDDIO_25M_C: Thunderbolt power rail for XTAL circuit.

NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.




PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.




| | | | | | |
|---|--|---------------------------|--|----------------------|-----------|
| PAGE TITLE | | SYNC MASTER=J15 REFERENCE | | SYNC DATE=12/18/2012 | |
| Chipset Support | | | | DRAWING NUMBER | SIZE |
| Apple Inc. | | | | <SCH_NUM> | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | | REVISION | <E4LABEL> |
| | | | | BRANCH | <BRANCH> |
| | | | | PAGE | 19 OF 118 |
| | | | | SHEET | 19 OF 82 |

RIO SD Card Reader Support




Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




Flexible I/O Configuration Strap


Must pull signal correctly even if always USB or PCIE




LCD HPD Inverter




HDMI HPD pull-down



Platform Reset Connections




RAM Configuration Straps




Falcon Ridge Support

RR output is open-drain, no isolation necessary




Falcon Ridge JTAG Isolation

TBTLC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH
U2060 supports I/O's powered when VCC=0V




GS3 Connector Support

DEVSLP not supported on LPT-H



GPIO Glitch Prevention



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J15 REFERENCE | | SYNC DATE=01/14/2013 | |
| Project Chipset Support | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 20 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 20 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


CPUVDDQ_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L

MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L

MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




MEM S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



| Step | ISOLATE_CPU_MEM_L | PLT_RST_L | PM_SLP_S3_L | PM_SLP_S4_L | CPU_MEM_RESET_L | MEM_RESET_L | MEMVTT_EN | CPUVDDQ_EN |
|------|-------------------|-----------|-------------|-------------|-----------------|-------------|-----------|------------|
| S0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 2 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 3 | 0 | 0 | 0 | 1 | X | 1 | 0 | 0 |
| 4 | 0 | 0 | 1 | 1 | X | 1 | 0 | 1 |
| 5 | 0 | 1 | 1 | 1 | 0 (*) | 1 | 1 | 1 |
| 6 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| S0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |


(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

| | | | |
|---|--|------------------------|-----------|
| SYNC MASTER=CLEAN X305G | | SYNC DATE=07/01/2016 | |
| CPU Memory S3 Support | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| Apple | | <SCH_NUM> | D |
| NOTICE OF PROPRIETARY PROPERTY: | | REVISION | <E4LABEL> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | BRANCH | <BRANCH> |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 21 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 21 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | IV ALL RIGHTS RESERVED | |

CPU-Based Margining

NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) 7.70mV per step



NOTE: CPU has single output for VREFCA.
 Connected to 4 DRAMs.

| | MEM A VREF DQ | MEM B VREF DQ | MEM A VREF CA | MEM B VREF CA | MEM VREG |
|------------------|---------------------------------------|---------------|-------------------------------------|---------------|--|
| DAC Channel: | A | B | C | C | D |
| PCA9557D Pin: | 1 | 2 | 3 | 4 | 5 |
| Nominal value | LPDDR3 (1.2V) 0.600V (DAC: 0x2E.5) | | DDR3L (1.35V) 0.675V (DAC: 0x34) | | LPDDR3 (1.2V) 1.200V (DAC: 0x5D) |
| Margined target: | 0.300V - 0.900V (+/- 300mV) | | 0.337V - 1.013V (+/- 337.5mV) | | DDR3L (1.35V) 0.972V - 1.714V (+/- 371mV) |
| DAC range: | 0.000V - 1.199V (0x00 - 0x5D) | | 0.000V - 1.354V (0x00 - 0x69) | | LPDDR3 (1.2V) 0.800V - 1.600V (+/- 400mV) |
| Vref current: | +73uA - -73uA (- = sourced) | | +82uA - -82uA (- = sourced) | | DDR3L (1.35V) 0.000V - 2.397V (0x00 - 0xBA) |
| DAC step size: | 6.36mV / step @ output | | 6.36mV / step @ output | | LPDDR3 (1.2V) 4.28mV / step @ output |

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
 DDR3L assumes TPS51916 supply with 19.6k/57.6k divider




SYNC MASTER=CLEAN X305 SYNC DATE=01/14/2014

DDR3 VREF MARGINING

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 22 OF 118
 SHEET: 22 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED






SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank A (1 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 23 OF 118
SHEET: 23 OF 82



SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

DDR3 SDRAM Bank B (1 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 25 OF 118
 SHEET: 25 OF 82

JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

D

C

B



A

D


C

B


A



MEM Clock Termination
 Place RC end termination after last DRAM
 Place Source Cterm at neckdown at first DRAM



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J15 MLB | | SYNC DATE=10/31/2012 | |
| DDR3 Termination | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 27 OF 118 |
| | | SHEET | 27 OF 82 |



SNK0 AC Coupling

| | | | | | | | |
|----------|----------------------|-------|-------|-----------------------|--------------------|-----|--------------|
| 75 71 5 | DP TBTSNK0 ML C P<0> | C2820 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK0 ML P<0> | E14 | DPSNK0_3_P |
| 75 71 5 | DP TBTSNK0 ML C N<0> | C2821 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK0 ML N<0> | D13 | DPSNK0_3_N |
| 75 71 5 | DP TBTSNK0 ML C P<1> | C2822 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK0 ML P<1> | E16 | DPSNK0_2_P |
| 75 71 5 | DP TBTSNK0 ML C N<1> | C2823 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK0 ML N<1> | D15 | DPSNK0_2_N |
| 75 71 5 | DP TBTSNK0 ML C P<2> | C2824 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK0 ML P<2> | E18 | DPSNK0_1_P |
| 75 71 5 | DP TBTSNK0 ML C N<2> | C2825 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK0 ML N<2> | D17 | DPSNK0_1_N |
| 75 71 5 | DP TBTSNK0 ML C P<3> | C2826 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK0 ML P<3> | E20 | DPSNK0_0_P |
| 75 71 5 | DP TBTSNK0 ML C N<3> | C2827 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK0 ML N<3> | D19 | DPSNK0_0_N |
| 75 71 12 | DP TBTSNK0 AUXCH C P | C2828 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK0 AUXCH P | G4 | DPSNK0_AUX_P |
| 75 71 12 | DP TBTSNK0 AUXCH C N | C2829 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK0 AUXCH N | G2 | DPSNK0_AUX_N |

SNK1 AC Coupling


| | | | | | | | |
|----------|----------------------|-------|-------|-----------------------|--------------------|-----|--------------|
| 75 71 5 | DP TBTSNK1 ML C P<0> | C2830 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK1 ML P<0> | E6 | DPSNK1_3_P |
| 75 71 5 | DP TBTSNK1 ML C N<0> | C2831 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK1 ML N<0> | D6 | DPSNK1_3_N |
| 75 71 5 | DP TBTSNK1 ML C P<1> | C2832 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK1 ML P<1> | E8 | DPSNK1_2_P |
| 75 71 5 | DP TBTSNK1 ML C N<1> | C2833 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK1 ML N<1> | D7 | DPSNK1_2_N |
| 75 71 5 | DP TBTSNK1 ML C P<2> | C2834 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK1 ML P<2> | E10 | DPSNK1_1_P |
| 75 71 5 | DP TBTSNK1 ML C N<2> | C2835 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK1 ML N<2> | D9 | DPSNK1_1_N |
| 75 71 5 | DP TBTSNK1 ML C P<3> | C2836 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK1 ML P<3> | E12 | DPSNK1_0_P |
| 75 71 5 | DP TBTSNK1 ML C N<3> | C2837 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK1 ML N<3> | D11 | DPSNK1_0_N |
| 75 71 12 | DP TBTSNK1 AUXCH C P | C2838 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK1 AUXCH P | H3 | DPSNK1_AUX_P |
| 75 71 12 | DP TBTSNK1 AUXCH C N | C2839 | 0.1UF | 10% 16V X5R-CERM 0201 | DP TBTSNK1 AUXCH N | H1 | DPSNK1_AUX_N |

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

NOTE: The following pins require testpoints:

| | |
|------------------|--------------|
| 0 - GPIO_13 | 8 - GPIO_15 |
| 1 - GPIO_1 | 9 - GPIO_11 |
| 2 - GPIO_2 | 10 - GPIO_14 |
| 3 - GPIO_3 | 11 - GPIO_0 |
| 4 - GPIO_5 | 12 - GPIO_12 |
| 5 - PCIE_RST_1_N | 13 - GPIO_10 |
| 6 - PCIE_RST_2_N | 14 - PB_LSTX |
| 7 - PCIE_RST_3_N | 15 - PB_LSRX |

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=T29 RR | | SYNC DATE=01/14/2013 | |
| Thunderbolt Host (1 of 2) | | | |
| Apple Inc. | | DRAWING NUMBER | <SCH NUM> |
| | | REVISION | <E4LABEL> |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | <BRANCH> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 28 OF 118 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 28 OF 82 |
| I I NOT TO REPRODUCE OR COPY IT | | | |
| I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| I I I I ALL RIGHTS RESERVED | | | |



| | |
|---------|---------------|
| Part | TPS22920 |
| Type | Load Switch |
| R(on) | 8 mOhm Typ |
| @ 1.05V | 11.5 mOhm Max |

Max Current = 4A (85C)

1.05V TBT "CIO" Switch
Internal switch not functional on RR.

TBT "POC" Power-up Reset


SYNC MASTER=T29 RR SYNC DATE=01/14/2013

| | |
|---|----------------------------|
| Thunderbolt Host (2 of 2) | |
| Apple Inc. | DRAWING NUMBER <SCH_NUM> D |
| NOTICE OF PROPRIETARY PROPERTY: | REVISION <E4LABEL> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | BRANCH <BRANCH> |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | PAGE 29 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | SHEET 29 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | |
| IV ALL RIGHTS RESERVED | |

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).


3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




Single-fault protection requires two R's per HV ISET_Sx with CD3210. Single R on ISET_V3P3 OK.

<RV3P3>
<RHVS3>
<RHVS0> ILIM = 40000 / RISET



Thunderbolt Connector A



SYNC MASTER=CLEAN X305 SYNC DATE=06/24/2014

Thunderbolt Connector A


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

| | |
|----------------|------|
| DRAWING NUMBER | SIZE |
| <SCH_NUM> | D |
| REVISION | |
| <E4LABEL> | |
| BRANCH | |
| <BRANCH> | |
| PAGE | |
| 32 OF 118 | |
| SHEET | |
| 31 OF 82 | |

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|------------|
| 118S0145 | 2 | RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF | R3310,R3313 | | TBTHV:P12V |
| 118S0145 | 2 | RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF | R3311,R3314 | | TBTHV:P12V |

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)

Thunderbolt Connector B



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=CLEAN X305 SYNC DATE=06/24/2014

Thunderbolt Connector B


Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 33 OF 118
SHEET: 32 OF 82


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DDC Crossbar

Only necessary on dual-port hosts.
 On single-port hosts alias TBTPA_DDC to TBTSNK0_DDC.
 NEVER SEND AUXCH THROUGH CROSSBAR!




Second TBT Port HV Boost Enable



| | | | |
|--|--|----------------------|--|
| SYNC MASTER=J15 REFERENCE | | SYNC DATE=11/16/2012 | |
| PAGE TITLE: DDC Crossbar | | | |
| DRAWING NUMBER: <SCH_NUM> | | SIZE: D | |
| REVISION: <E4LABEL> | | BRANCH: <BRANCH> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |
| PAGE: 34 OF 118 | | SHEET: 33 OF 82 | |

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-----------------|-------------------------|----------|------------|
| 117S0201 | 4 | RES, 0OHM, 0201 | L3570,L3571,L3573,L3574 | | |




| Part | TPS22924C |
|--------|---------------|
| Type | Load Switch |
| R(on) | 18.5 mOhm Typ |
| @ 2.5V | 25.8 mOhm Max |

| Part | SLG5AP1443V |
|--------|-------------|
| Type | Load Switch |
| R(on) | 17 mOhm Typ |
| @ 2.5V | 19 mOhm Max |


| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN X305 | | SYNC DATE=01/15/2015 | |
| PAGE TITLE | | | |
| X87 CONNECTOR | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | <SCH_NUM> | D |
| | | <E4LABEL> | |
| | | BRANCH | <BRANCH> |
| | | PAGE | 35 OF 118 |
| | | SHEET | 34 OF 82 |

D
C
B
A


D
C
B
A



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN X305 PRG | | SYNC DATE=02/18/2014 | |
| SSD Connector | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 37 OF 118 |
| | | SHEET | 35 OF 82 |



| | | | |
|---|--|----------------------|-----------|
| PAGE TITLE | | SYNC DATE=06/24/2014 | |
| Camera 1 of 2 | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| NOTICE OF PROPRIETARY PROPERTY: | | REVISION | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | BRANCH | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 39 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 36 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |



remove DRAM SPD Straps

DRAM CFG Chart

| VENDOR | CFG 1 | CFG 0 |
|---------|-------|-------|
| HYNIX | 0 | 0 |
| SAMSUNG | 1 | 0 |
| MICRON | 0 | 1 |
| ELPIDA | 1 | 1 |

| DIE REV | CFG 2 |
|---------|-------|
| A | 0 |
| B | 1 |

Camera 2 of 2

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 40 OF 118
 SHEET: 37 OF 82


SYNC_MASTER=CLEAN_X305 SYNC_DATE=06/24/2014

USB Port Power Switch


Left USB Port A



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J15 MLB | | SYNC DATE=10/31/2012 | |
| USB 3.0 CONNECTORS | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 46 OF 118 |
| | | SHEET | 38 OF 82 |



| | | | |
|---|--|------------------------|-----------|
| SYNCH MASTER=CLEAN X305.PEG | | SYNCH DATE=02/18/2011 | |
| PAGE TITLE | | | |
| KEYBOARD/TRACKPAD (1 OF 2) | | DRAWING NUMBER | SIZE |
| Apple Inc. | | <SCH_NUM> | D |
| NOTICE OF PROPRIETARY PROPERTY: | | REVISION | <E4LABEL> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | BRANCH | <BRANCH> |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 48 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 39 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | IV ALL RIGHTS RESERVED | |




X249 BOOST UVP TRIP

X249 Boost Voltage Sense


Trip set at 13.5V (divider set for 1.45V)

Keyboard Backlight Connector




| | | | |
|--|--|----------------------|--|
| SYNC MASTER=CLEAN X305 | | SYNC DATE=05/30/2014 | |
| PAGE TITLE | | | |
| KEYBOARD/TRACKPAD (2 OF 2) | | | |
| DRAWING NUMBER | | SIZE | |
| <SCH_NUM> | | D | |
| REVISION | | BRANCH | |
| <E4LABEL> | | <BRANCH> | |
| NOTICE OF PROPRIETARY PROPERTY: | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |
| PAGE | | SHEET | |
| 49 OF 118 | | 40 OF 82 | |

SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"





SMC Crystal Circuit



SMC USB CLOCK REQUIRE THESE CRYSTAL VALUES: 5,6,8,10,12,16,18,20,24,25 MHZ

SMC12 PECEI SUPPORT



| | | | | | | | | | |
|-------------|---------------------------|-------|------|---|---|----|-------|----|-----|
| 43 41 28 20 | SMC PME S4 DARK L | R5169 | 100K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 72 42 41 39 | SMC ONOFF L | R5170 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 41 | G3 POWERON L | R5172 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 72 43 41 39 | SMC LID | R5171 | 100K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 41 | SMC TX L | R5173 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 41 | SMC RX L | R5174 | 100K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 76 41 38 | SMC DEBUGPRT TX L | R5175 | 20K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 76 41 38 | SMC DEBUGPRT RX L | R5176 | 20K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 72 50 41 | SMC TMS | R5177 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 41 | SMC TDO | R5178 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 41 | SMC TDI | R5179 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 72 50 41 | SMC TCK | R5180 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 41 | SMC BIL BUTTON L | R5181 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 57 56 43 41 | SMC BC ACOK | R5187 | 470K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 41 | SMC S5 PWRGD VIN | R5192 | 100K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 41 | SMC INT L | R5193 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 42 41 | CPU THRMTRIP 3V3 | R5194 | 100K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 41 19 | SPI DESCRIPTOR OVERRIDE L | R5195 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 42 41 | SMC THRMTRIP | R5186 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 41 30 29 19 | SMC DELAYED PWRGD | R5191 | 100K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 67 41 41 | SMC PM G2 EN | R5198 | 100K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 41 13 | SMC ADAPTER EN | R5185 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 67 41 | SMC S4 WAKESRC EN | R5190 | 100K | 1 | 2 | 5% | 1/20W | MP | 201 |
| 72 41 34 | WIFI EVENT L | R5189 | 10K | 1 | 2 | 5% | 1/20W | MP | 201 |

SYNC MASTER=CLEAN X305 SYNC DATE=06/24/2014

SMC Shared Support

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

| | | | |
|----------------|-----------|--------|----------|
| DRAWING NUMBER | <SCH_NUM> | SIZE | D |
| REVISION | <E4LABEL> | BRANCH | <BRANCH> |
| PAGE | 51 OF 118 | SHEET | 42 OF 82 |

D

C


B

A

57 56 43 42 41 SMC BC ACOK == SMC BC ACOK 41 42 43 56 57
 MAKE_BASE=TRUE
 43 41 NC HISIDE ISENSE OC == NC HISIDE ISENSE OC 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 46 43 41 SMC CPUPKG VSENSE == SMC CPUPKG VSENSE 41 43 46
 MAKE_BASE=TRUE
 46 43 41 SMC CPUPKG ISENSE == SMC CPUPKG ISENSE 41 43 46
 MAKE_BASE=TRUE
 46 43 41 SMC TPAD ISENSE == SMC TPAD ISENSE 41 43 46
 MAKE_BASE=TRUE
 46 43 41 SMC DCIN VSENSE == SMC DCIN VSENSE 41 43 45
 MAKE_BASE=TRUE
 46 43 41 SMC DCIN ISENSE == SMC DCIN ISENSE 41 43 45
 MAKE_BASE=TRUE
 46 43 41 SMC PBUS VSENSE == SMC PBUS VSENSE 41 43 45
 MAKE_BASE=TRUE
 46 43 41 SMC SSD ISENSE == SMC SSD ISENSE 41 43 46
 MAKE_BASE=TRUE
 46 43 41 SMC CHGR BMON ISENSE == SMC CHGR BMON ISENSE 41 43 45
 MAKE_BASE=TRUE
 46 43 41 SMC CPU HI ISENSE == SMC CPU HI ISENSE 41 43 45
 MAKE_BASE=TRUE
 46 43 41 SMC OTHER3V3 HI ISENSE == SMC OTHER3V3 HI ISENSE 41 43 45
 MAKE_BASE=TRUE
 46 43 41 SMC P1V35MEM ISENSE == SMC P1V35MEM ISENSE 41 43 46
 MAKE_BASE=TRUE
 47 43 41 SMC CPUDDR ISENSE == SMC CPUDDR ISENSE 41 43 47
 MAKE_BASE=TRUE
 47 43 41 SMC LCDPANEL ISENSE == SMC LCDPANEL ISENSE 41 43 47
 MAKE_BASE=TRUE
 46 43 41 SMC OTHER5V HI ISENSE == SMC OTHER5V HI ISENSE 41 43 45
 MAKE_BASE=TRUE
 46 43 41 SMC CPU IMON ISENSE == SMC CPU IMON ISENSE 41 43 46
 MAKE_BASE=TRUE
 43 41 NC SMC ADC15 == NC SMC ADC15 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC SMC ADC16 == NC SMC ADC16 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 47 43 41 SMC LCDBKLT ISENSE == SMC LCDBKLT ISENSE 41 43 47
 MAKE_BASE=TRUE
 43 41 NC SMC ADC18 == NC SMC ADC18 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 46 43 41 SMC PCH CORE ISENSE == SMC PCH CORE ISENSE 41 43 46
 MAKE_BASE=TRUE
 47 43 41 SMC S2 ISENSE == SMC S2 ISENSE 41 43 47
 MAKE_BASE=TRUE
 46 43 41 SMC TPAD VSENSE == SMC TPAD VSENSE 41 43 46
 MAKE_BASE=TRUE
 47 43 41 SMC X87 ISENSE == SMC X87 ISENSE 41 43 47
 MAKE_BASE=TRUE
 46 43 41 SMC TBT ISENSE == SMC TBT ISENSE 41 43 46
 MAKE_BASE=TRUE
 43 41 NC SMBUS SMC 4 ASF SCL == NC SMBUS SMC 4 ASF SCL 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC SMBUS SMC 4 ASF SDA == NC SMBUS SMC 4 ASF SDA 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 81 43 41 NC SMBUS SMC 3 SCL == NC SMBUS SMC 3 SCL 41 43 81
 MAKE_BASE=TRUE NO_TEST=TRUE
 81 43 41 NC SMBUS SMC 3 SDA == NC SMBUS SMC 3 SDA 41 43 81
 MAKE_BASE=TRUE NO_TEST=TRUE
 65 43 41 SMC TPAD BOOST DISABLE == SMC TPAD BOOST DISABLE L 41 43 65
 MAKE_BASE=TRUE
 43 42 41 28 20 SMC PME S4 DARK L == SMC PME S4 DARK L 20 28 41 42 43
 MAKE_BASE=TRUE





43 41 NC SMC SYS LED == NC SMC SYS LED 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC MEM EVENT L == NC MEM EVENT L 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC IR RX OUT RC == NC IR RX OUT RC 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC SYS TDM ONEWIRE == NC SYS TDM ONEWIRE 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC SYS GFX THROTTLE L == NC SYS GFX THROTTLE L 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE
 43 41 NC SYS GFX OVERTEMP == NC SYS GFX OVERTEMP 41 43
 MAKE_BASE=TRUE NO_TEST=TRUE

Spare S4 IRQ



Hall Effect pads

APN: 998-3029
 OMIT_TABLE
 J5250
 HALL-SENSOR-MLB-PADS-K99




| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------|---------------|----------|------------|
| 607-6811 | 1 | SUBASSY,PCBA HALL EFFECT,K99 | J5250 | CRITICAL | |

SMC Project Support

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 52 OF 118
 SHEET: 43 OF 82




| | | | |
|--|--|----------------------|-----------|
| SYNC_MASTER=CHANG J45 | | SYNC_DATE=11/26/2012 | |
| SMBus Connections | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 53 OF 118 |
| | | SHEET | 44 OF 82 |


DC-In Voltage Sense Enable & Filter




PBUS Voltage Sense Enable & Filter




COMPUTING High Side Current Sense / Filter




OTHERS (5V) High Side Current Sense / Filter




OTHERS (3.3V) High Side Current Sense / Filter



CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER




DC-IN (AMON) Current Sense Filter



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN X305 PRG | | SYNC DATE=02/18/2014 | |
| PAGE TITLE | | | |
| High Side Voltage and Current Sensing | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 54 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 45 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |


SSD CURRENT SENSE

Sense Resistor 0.005 Ohm
EDP CURRENT: 5A




TBT Router CURRENT SENSE

SENSE RESISTOR 0.010 OHM
EDP CURRENT: 0.94 A




TRACK PAD VOLTAGE SENSE

VTPC
SMC_ADC21




CPU Load Side (IMON) Current Sensor




TRACKPAD CURRENT SENSE


Gain: 24.9x, EDP: 2.61 A (Transient)
Rsense: 0.02 (R5510)
Vsense: 52.2 mV, Range: 5 A



CPU PKG Load Side Current Sense / Filter




DDR3L 1.35V DRAM ONLY CURRENT SENSE / FILTER




CPU Vcore Voltage Sense / Filter

VC0C
SMC_ADC0




PCH CORE CURRENT SENSE

Sense Resistor R7640 0.001 Ohm on PCH regulator page
EDP CURRENT: 5A



| | | | |
|---|--|----------------------|--|
| SYNC MASTER=CLEAN X305.PEG | | SYNC DATE=02/18/2015 | |
| DRAWING TITLE Load Side Voltage and Current Sensing | | | |
| DRAWING NUMBER Apple Inc. | | SIZE <SCH_NUM> D | |
| REVISION <E4LABEL> | | BRANCH <BRANCH> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |
| PAGE 55 OF 118 | | SHEET 46 OF 82 | |



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------------------|-------------------------------|----------|------------------|
| 117S0008 | 5 | RES,MTL FILM,100K,5.1/20W,0201,SMD,LF | C5601,C5631,C5600,C5681,C5671 | | SENSOR_NONPROD:N |

SYNC MASTER=CLEAN X305 SYNC DATE=01/14/2014

PAGE TITLE: Debug Sensors

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

56 OF 118


47 OF 82

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

Left Fan




Right Fan




| | | | |
|--|--|----------------------|-----------|
| SYNC MASTER=J15 MLB | | SYNC DATE=10/31/2012 | |
| Fan Connectors | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 60 OF 118 |
| | | SHEET | 49 OF 82 |

SPI ROM
 Quad-IO Mode (Mode 0 & 3) supported.
 SPI Frequency: 50MHz for CPU, 20MHz for SMC.




Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI+SWD SAM Connector




SPI Bus Series Termination




| | | | | | |
|---|--|----------------------------|-----------|----------------------|----------|
| PAGE TITLE | | SYNC MASTER=CLEAN X305 PEG | | SYNC DATE=02/18/2014 | |
| SPI Debug Connector | | | | | |
| Apple Inc. | | DRAWING NUMBER | <SCH_NUM> | SIZE | D |
| | | REVISION | <E4LABEL> | BRANCH | <BRANCH> |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | | | |
| | | PAGE | 61 OF 118 | SHEET | 50 OF 82 |

AUDIO CODEC, ANALOG BLOCKS
APPLE P/N 353S4080





4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456







| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=JOE J45 | | SYNC DATE=07/30/2013 | |
| AUDIO:CODEC, ANALOG | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 62 OF 118 |
| | | SHEET | 51 OF 82 |

AUDIO CODEC, DIGITAL BLOCKS
APPLE P/N 353S4080






| | | | |
|---|--|----------------------|--|
| SYNC MASTER=JOE J45 | | SYNC DATE=07/30/2013 | |
| PAGE TITLE AUDIO:CODEC, DIGITAL | | | |
| DRAWING NUMBER <SCH_NUM> | | SIZE D | |
| REVISION <E4LABEL> | | BRANCH <BRANCH> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |
| PAGE 63 OF 118 | | SHEET 52 OF 82 | |

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
 APN: 353S2888 & 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = NOM 569 HZ
 1ST ORDER FC (SUB) = NOM 9 HZ



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=JOE J45 | | SYNC DATE=07/30/2013 | |
| AUDIO: SPEAKER AMP | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 64 OF 118 |
| | | SHEET | 53 OF 82 |



| | | | |
|--|--|----------------------|-----------|
| SYNC MASTER=CLEAN_X305 | | SYNC DATE=06/24/2014 | |
| AUDIO: JACK | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 65 OF 118 |
| | | SHEET | 54 OF 82 |

CODEC OUTPUT SIGNAL PATHS

| FUNCTION | VOLUME | CONVERTER | PIN COMPLEX | MUTE CONTROL |
|-----------|----------|-----------|-------------|--------------|
| HP/HS OUT | 0X02 (2) | 0X02 (2) | 0X10 (16) | N/A |
| TWEETERS | 0X03 (3) | 0X03 (3) | 0X12 (18) | CODEC GPIO0 |
| SUB | 0X04 (4) | 0X04 (4) | 0X13 (19) | CODEC GPIO0 |
| SPDIF OUT | N/A | 0X0E (14) | 0X21 (33) | N/A |

CODEC INPUT SIGNAL PATHS

| FUNCTION | CONVERTER | PIN COMPLEX | VREF |
|-------------|-----------|-------------|------|
| DMIC 1 | 0X09 (9) | 0X1C (28) | 3.3V |
| DMIC 2 | 0X09 (9) | 0X1C (28) | 3.3V |
| HEADSET MIC | 0X07 (7) | 0X18 (24) | 2.7V |

OTHER CODEC GPIO LINES

| LEFT SPEAKER ID | GPIO2 | INPUT | HIGH = FG, LOW = MERRY |
|------------------|-------|--------|------------------------|
| RIGHT SPEAKER ID | GPIO3 | INPUT | HIGH = FG, LOW = MERRY |
| DFET CONTROL | GPIO4 | OUTPUT | HIGH = DFETs OPEN |

2-MIC CONNECTOR
APN: 518S0769




SPEAKER CONNECTOR
HP=80HZ
APN: 518S0672

CRITICAL
J6602
78171-6006
M-RT-SM


CRITICAL
J6603
78171-6006
M-RT-SM

APN: 514-0875

J6600
AUDIO-SPDIF-J44
F-RT-TH



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN X305 | | SYNC DATE=06/24/2014 | |
| AUDIO: JACK TRANSLATORS | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 66 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 55 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |



D

C

B

A

D

C

B

A

U7100

| | | | | |
|----|-----------|---------------|----|-------------|
| 12 | VHST | CRITICAL DCIN | 2 | CHGR DCIN |
| 13 | SMB_RST_N | | 26 | CHGR SGATE |
| 14 | SCL | | 10 | CHGR AGATE |
| 15 | SDA | | 28 | CHGR CSI P |
| 16 | VFRQ | | 27 | CHGR CSI N |
| 17 | CELL | | 25 | CHGR BOOT |
| 18 | ACIN | | 24 | CHGR UGATE |
| 19 | ICOMP | | 23 | CHGR PHASE |
| 20 | VCOMP | | 21 | CHGR LGATE |
| 21 | VNEG | | 16 | CHGR BGATE |
| 22 | CSOP | | 9 | CHGR AMON |
| 23 | CSON | | 15 | CHGR BMON |
| 24 | CSON | | 14 | SMC_BC_ACOK |


SYNC MASTER=CLEAN X305 SYNC DATE=01/15/2014

PBus Supply & Battery Charger


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

| | | | |
|----------------|-----------|--------|----------|
| DRAWING NUMBER | <SCH_NUM> | SIZE | D |
| REVISION | <E4LABEL> | BRANCH | <BRANCH> |
| PAGE | 71 OF 118 | SHEET | 57 OF 82 |




| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN X305 PRG | | SYNC DATE=02/24/2014 | |
| CPU VR12.5 VCC Regulator IC | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 72 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 58 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |



Vout = 1.85V max
 95A max output
 f = 450 kHz


| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=J15 MLB | | SYNC DATE=10/31/2012 | |
| CPU VR12.5 VCC Power Stage | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 73 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 59 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

DDR3L (1V35 S3) REGULATOR



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN X305 | | SYNC DATE=01/15/2014 | |
| 1.35V DDR3L SUPPLY | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 74 OF 118 |
| | | SHEET | 60 OF 82 |

1V05 S0 REGULATOR




| | | | |
|---|----------------|----------------------|------|
| SYNC MASTER=CLEAN X305_PEG | | SYNC DATE=02/18/2014 | |
| PAGE TITLE | | | |
| 1V05V POWER SUPPLY | | | |
| Apple Inc. | DRAWING NUMBER | <SCH_NUM> | SIZE |
| | REVISION | <E4LABEL> | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | BRANCH | <BRANCH> | |
| | PAGE | 76 OF 118 | |
| | SHEET | 62 OF 82 | |

Page Notes

Power aliases required by this page:
 - =PPVIN_S0_LCDBKLT (9-12.6V LCD Backlight Input)
 - =PP5V_S0_BKLTCTRL (5V Backlight Driver Input)
 - =PP5V_S0_KBDLED (5V Keyboard Backlight Input)


BOM options provided by this page:
 BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
 BKLT:PROD - Stuffs 0 ohm series R for production

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------------|---------------|----------|------------|
| 116S0004 | 2 | RES,MTL,FILM,0 OHM,1A MAX,0402,SMD | R7723,R7724 | | BKLT:PROD |




| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN X305.PEG | | SYNC DATE=02/19/2014 | |
| LCD/KBD Backlight Driver | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | <BRANCH> | |
| | | PAGE | 77 OF 118 |
| | | SHEET | 63 OF 82 |

1.5V S0 Regulator




1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.



| | | | |
|--|--|----------------------|-----------|
| SYNC MASTER=CLEAN X305 | | SYNC DATE=01/15/2014 | |
| Misc Power Supplies | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | <BRANCH> |
| | | PAGE | 78 OF 118 |
| | | SHEET | 64 OF 82 |
| | | | |









| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN X305 PEG | | SYNC DATE=02/18/2014 | |
| Power FETs | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 80 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 66 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

Power State Debug LEDs
(For development only)

Mobile System Power State Table

| State | SMC_ADAPTER_EN | SMC_PM_G2_ENABLE | SMC_S4_WAKESRC_EN | PM_SLP_S5_L | PM_SLP_S4_L | PM_SLP_S3_L |
|-----------------------|----------------|------------------|-------------------|-------------|-------------|-------------|
| Run (S0) | X | 1 | 1 | 1 | 1 | 1 |
| Sleep (S3AC) | 1 | 1 | 1 | 1 | 1 | 0 |
| Sleep (S3) | 0 | 1 | 1 | 1 | 1 | 0 |
| Deep Sleep (dS4AC) | 1 | 1 | 1 | 0 | 0 | 0 |
| Deep Sleep (dS4) | 0 | 1 | 1 | 0 | 0 | 0 |
| Deep Sleep (dSSAC) | 1 | 1 | 0 | 0 | 0 | 0 |
| Deep Sleep (dS5) | 0 | 1 | 0 | 0 | 0 | 0 |
| Battery Off (G3HotAc) | toggle 3Hz | 0 | 0 | 0 | 0 | 0 |
| Battery Off (G3Hot) | 1 | 0 | 0 | 0 | 0 | 0 |



SYNC MASTER=CLEAN X305 SYNC DATE=05/30/2014

Power Control 1/ENABLE

Apple Inc.

Apple logo

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM> D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 81 OF 118

SHEET: 67 OF 82

LCD PANEL INTERFACE (eDP)

CRITICAL
J8300
20525-130E-01
F-RT-SM




U8300

| | |
|---------|----------------------------|
| Part | SLG5AP1443V |
| Type | Load Switch |
| R(on) | 17 mOhm Typ 19 mOhm Max |
| Current | 2.5 A Max |


3.3V TCON Switch

TCON 3V3 <30mA



U8310

| | |
|---------|----------------------------|
| Part | TPS22904 |
| Type | Load Switch |
| R(on) | 66 mOhm Typ 90 mOhm Max |
| Current | 0.5A Max |




LCD Panel HPD & AUX strapping

SYNC MASTER=CLEAN X305.PEG SYNC DATE=02/18/2014


Apple Inc. eDP Display Connector

| | |
|----------------|-------------|
| DRAWING NUMBER | <SCH_NUM> D |
| REVISION | <E4LABEL> |
| BRANCH | <BRANCH> |
| PAGE | 83 OF 118 |
| SHEET | 68 OF 82 |

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I I NOT TO REPRODUCE OR COPY IT
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I V ALL RIGHTS RESERVED



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=CLEAN X305G | | SYNC DATE=01/14/2014 | |
| PAGE TITLE | | | |
| RIO Connectors | | DRAWING NUMBER | SIZE |
| Apple Inc. | | <SCH_NUM> | D |
| | | REVISION | <E4LABEL> |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | <BRANCH> |
| | | PAGE | 95 OF 118 |
| | | SHEET | 69 OF 82 |



SYNC MASTER=CLEAN X305 SYNC DATE=05/30/2014

Power Aliases

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 100 OF 118
 SHEET: 70 OF 82

Display Aliases

| | | | | |
|----------------|-------------------------|----|----------------------|----------------|
| 72 71 68 12 | EDP_IG_PANEL_PWR | == | EDP_IG_PANEL_PWR | 12 68 71 72 |
| 72 71 63 12 | EDP_IG_BKL_ON | == | EDP_IG_BKL_ON | 12 63 71 72 |
| 71 63 12 | EDP_IG_BKL_PWM | == | EDP_IG_BKL_PWM | 12 63 71 |
| 75 68 5 | DP_INT_ML_C_P<3..0> | == | TP_DP_IG_A_MLP<3..0> | |
| 75 68 5 | DP_INT_ML_C_N<3..0> | == | TP_DP_IG_A_MLN<3..0> | |
| 75 71 68 5 | DP_INT_AUXCH_C_P | == | DP_INT_AUXCH_C_P | 5 68 71 75 |
| 75 71 68 5 | DP_INT_AUXCH_C_N | == | DP_INT_AUXCH_C_N | 5 68 71 75 |
| 71 28 12 | DP_TBTSNK0_HPD | == | DP_TBTSNK0_HPD | 12 28 71 |
| 75 28 5 | DP_TBTSNK0_ML_C_P<3..0> | == | TP_DP_IG_B_MLP<3..0> | |
| 75 28 5 | DP_TBTSNK0_ML_C_N<3..0> | == | TP_DP_IG_B_MLN<3..0> | |
| 75 71 28 12 | DP_TBTSNK0_AUXCH_C_P | == | DP_TBTSNK0_AUXCH_C_P | 12 28 71 75 |
| 75 71 28 12 | DP_TBTSNK0_AUXCH_C_N | == | DP_TBTSNK0_AUXCH_C_N | 12 28 71 75 |
| 71 33 12 | DP_TBTSNK0_DDC_DATA | == | DP_TBTSNK0_DDC_DATA | 12 33 71 |
| 71 33 12 | DP_TBTSNK0_DDC_CLK | == | DP_TBTSNK0_DDC_CLK | 12 33 71 |
| 71 28 12 | DP_TBTSNK1_HPD | == | DP_TBTSNK1_HPD | 12 28 71 |
| 75 28 5 | DP_TBTSNK1_ML_C_P<3..0> | == | TP_DP_IG_C_MLP<3..0> | |
| 75 28 5 | DP_TBTSNK1_ML_C_N<3..0> | == | TP_DP_IG_C_MLN<3..0> | |
| 75 71 28 12 | DP_TBTSNK1_AUXCH_C_P | == | DP_TBTSNK1_AUXCH_C_P | 12 28 71 75 |
| 75 71 28 12 | DP_TBTSNK1_AUXCH_C_N | == | DP_TBTSNK1_AUXCH_C_N | 12 28 71 75 |
| 71 33 12 | DP_TBTSNK1_DDC_DATA | == | DP_TBTSNK1_DDC_DATA | 12 33 71 |
| 71 33 12 | DP_TBTSNK1_DDC_CLK | == | DP_TBTSNK1_DDC_CLK | 12 33 71 |
| 72 71 69 20 12 | HDMI_HPD | == | HDMI_HPD | 12 20 69 71 72 |
| 75 72 69 | HDMI_DATA_P<0..2> | == | TP_DP_IG_D_MLP<2..0> | 5 |
| 75 72 69 | HDMI_DATA_N<0..2> | == | TP_DP_IG_D_MLN<2..0> | 5 |
| 75 72 71 69 5 | HDMI_CLK_P | == | HDMI_CLK_P | 5 69 71 72 75 |
| 75 72 71 69 5 | HDMI_CLK_N | == | HDMI_CLK_N | 5 69 71 72 75 |
| 72 71 69 12 | HDMI_DDC_CLK | == | HDMI_DDC_CLK | 12 69 71 72 |
| 72 71 69 12 | HDMI_DDC_DATA | == | HDMI_DDC_DATA | 12 69 71 72 |


PP3V3 S4



EDP CABLE

| | | | | |
|----------------------|--------------------|----|--------------------|-------------------------|
| 72 71 68 63 | I2C_BKLT_SCL | == | I2C_BKLT_SCL | 63 68 71 72 |
| 72 71 68 63 | I2C_BKLT_SDA | == | I2C_BKLT_SDA | 63 68 71 72 |
| 81 72 71 68 44 41 37 | SMBUS_SMC_0_S0_SCL | == | SMBUS_SMC_0_S0_SCL | 37 41 44 48 68 71 72 81 |
| 81 72 71 68 44 41 37 | SMBUS_SMC_0_S0_SDA | == | SMBUS_SMC_0_S0_SDA | 37 41 44 48 68 71 72 81 |

PP5V S0



CPU signals

| | | | | |
|----------|-----------|----|-----------|----------|
| 71 60 21 | MEMVTT_EN | == | MEMVTT_EN | 21 60 71 |
|----------|-----------|----|-----------|----------|

J9510 RIO FLEX CONN

| | | | | |
|----------------------|----------------|----|----------------|----------------------|
| 77 72 71 69 44 18 13 | SMBUS_PCH_DATA | == | SMBUS_PCH_DATA | 13 18 44 69 71 72 77 |
| 77 72 71 69 44 18 13 | SMBUS_PCH_CLK | == | SMBUS_PCH_CLK | 13 18 44 69 71 72 77 |

SSD Signals Through PEG

| | | | | |
|---------|------------------------|----|-------------------|--|
| 75 35 5 | PCIE_SSD_D2R_P<3..0> | == | PEG_D2R_P<3..0> | |
| 75 35 5 | PCIE_SSD_D2R_N<3..0> | == | PEG_D2R_N<3..0> | |
| 75 35 5 | PCIE_SSD_R2D_C_P<3..0> | == | PEG_R2D_C_P<3..0> | |
| 75 35 5 | PCIE_SSD_R2D_C_N<3..0> | == | PEG_R2D_C_N<3..0> | |

Thunderbolt Signals Through PEG

| | | | | |
|---------|------------------------|----|--------------------|--|
| 75 28 5 | PCIE_TBT_D2R_P<3..0> | == | PEG_D2R_P<11..8> | |
| 75 28 5 | PCIE_TBT_D2R_N<3..0> | == | PEG_D2R_N<11..8> | |
| 75 28 5 | PCIE_TBT_R2D_C_P<3..0> | == | PEG_R2D_C_P<11..8> | |
| 75 28 5 | PCIE_TBT_R2D_C_N<3..0> | == | PEG_R2D_C_N<11..8> | |

Unused PEG Lanes

| | | | |
|-----------------------|----|---------------------|---|
| TP_PEG_D2RP<7..4> | == | PEG_D2R_P<7..4> | 5 |
| TP_PEG_D2RN<7..4> | == | PEG_D2R_N<7..4> | 5 |
| TP_PEG_R2D_CP<7..4> | == | PEG_R2D_C_P<7..4> | 5 |
| TP_PEG_R2D_CN<7..4> | == | PEG_R2D_C_N<7..4> | 5 |
| TP_PEG_D2RP<15..12> | == | PEG_D2R_P<15..12> | 5 |
| TP_PEG_D2RN<15..12> | == | PEG_D2R_N<15..12> | 5 |
| TP_PEG_R2D_CP<15..12> | == | PEG_R2D_C_P<15..12> | 5 |
| TP_PEG_R2D_CN<15..12> | == | PEG_R2D_C_N<15..12> | 5 |

Unused PCH PCIE Lanes

| | | | |
|--------------------------|----|------------------------|--|
| NC_PCIE_SSD_D2RP<3..0> | == | PCIE_SSD_D2R_P<3..0> | |
| NC_PCIE_SSD_D2RN<3..0> | == | PCIE_SSD_D2R_N<3..0> | |
| NC_PCIE_SSD_R2D_CP<3..0> | == | PCIE_SSD_R2D_C_P<3..0> | |
| NC_PCIE_SSD_R2D_CN<3..0> | == | PCIE_SSD_R2D_C_N<3..0> | |

Unused signals

| | |
|------------------------|--|
| BT_PWRST_L | |
| MEM_VDD_SEL_1V5_L | |
| FW_PWR_EN_PCH | |
| WOL_EN | |
| FW_PME_L | |
| DP_TBT_SEL | |
| ENET_MEDIA_SENSE_RDIV | |
| AUD_IPHS_SWITCH_EN_PCH | |
| AUD_IP_PERIPHERAL_DET | |
| AUD_I2C_INT_L | |
| TBT_GO2SX_BIDIR | |
| DPMUX_UC_IRO | |
| PEG_CLKREQ_L | |
| ENET_CLKREQ_L | |
| ENET_LOW_PWR_PCH | |
| HDMITBTMUX_SEL_TBT | |
| SDCONN_OC_L | |
| LPCPLUS_GPIO | |

SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

| | |
|---|-----------------|
| Signal Aliases | |
| Apple Inc. | <SCH_NUM> D |
| NOTICE OF PROPRIETARY PROPERTY: | <E4LABEL> |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | <BRANCH> |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | PAGE 102 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | SHEET 71 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | |
| IV ALL RIGHTS RESERVED | |

Functional Test Points

FUNC_TEST J3501 - airport

| | | |
|------|------------------------|-------------|
| TRUE | AP CLKREQ O L | 34 |
| TRUE | AP RESET CONN L | 34 |
| TRUE | PCIE AP D2R PI N | 34 77 |
| TRUE | PCIE AP D2R PI P | 34 77 |
| TRUE | PCIE AP R2D N | 34 77 |
| TRUE | PCIE AP R2D P | 34 77 |
| TRUE | PCIE CLK100M AP CONN N | 34 77 |
| TRUE | PCIE CLK100M AP CONN P | 34 77 |
| TRUE | PCIE WAKE L | 12 34 36 77 |
| TRUE | PP3V3 S3RS4 BT F | 34 |
| TRUE | PP3V3 WLAN | 34 42 |
| TRUE | USB BT CONN N | 34 76 |
| TRUE | USB BT CONN P | 34 76 |
| TRUE | WIFI EVENT L | 34 41 42 |
| TRUE | GND | 4X |

J4002 - Camera

| | | |
|------|------------------------|-------------------------|
| TRUE | MIPI CLK CONN N | 37 80 |
| TRUE | MIPI CLK CONN P | 37 80 |
| TRUE | CAM SENSOR WAKE L CONN | 37 |
| TRUE | MIPI DATA CONN N | 37 80 |
| TRUE | MIPI DATA CONN P | 37 80 |
| TRUE | SMBUS SMC 0 S0 SDA | 37 41 44 48 68 71 72 81 |
| TRUE | SMBUS SMC 0 S0 SCL | 37 41 44 48 68 71 72 81 |
| TRUE | I2C CAM SCK | 36 37 |
| TRUE | I2C CAM SDA | 36 37 |
| TRUE | PP5V S3RS0 ALSCAM F | 37 |
| TRUE | GND | |

J9500 - rio coax

| | | |
|------|----------------|------------|
| TRUE | HDMI CLK N | 5 69 71 75 |
| TRUE | HDMI CLK P | 5 69 71 75 |
| TRUE | HDMI DATA N<0> | 69 71 75 |
| TRUE | HDMI DATA N<1> | 69 71 75 |
| TRUE | HDMI DATA N<2> | 69 71 75 |
| TRUE | HDMI DATA P<0> | 69 71 75 |
| TRUE | HDMI DATA P<1> | 69 71 75 |
| TRUE | HDMI DATA P<2> | 69 71 75 |

USB3 SD D2R N

| | | |
|------|-----------------|-------------|
| TRUE | USB3 SD D2R N | 13 20 69 77 |
| TRUE | USB3 SD D2R P | 13 20 69 77 |
| TRUE | USB3 SD R2D C N | 13 20 69 77 |
| TRUE | USB3 SD R2D C P | 13 20 69 77 |
| TRUE | USB3 EXTB D2R N | 13 69 76 |
| TRUE | USB3 EXTB D2R P | 13 69 76 |
| TRUE | USB3 EXTB R2D N | 69 76 |
| TRUE | USB3 EXTB R2D P | 69 76 |
| TRUE | USB EXTB N | 13 69 76 |
| TRUE | USB EXTB P | 13 69 76 |
| TRUE | GND | 19X |

J9510 - rio flex

| | | |
|------|---------------------------|--|
| TRUE | SD PWR EN | 13 18 69 |
| TRUE | HDMI DDC CLK | 12 69 71 |
| TRUE | HDMI DDC DATA | 12 69 71 |
| TRUE | HDMI HPD | 12 20 69 71 |
| TRUE | SMBUS PCH CLK | 13 18 44 69 71 77 |
| TRUE | SMBUS PCH DATA | 13 18 44 69 71 77 |
| TRUE | PM SLP S3 BUF L | 51 66 67 69 |
| TRUE | PM SLP S4 L | 12 21 34 38 41 67 69 |
| TRUE | PP3V3 S3 | 3X ₁₁ 20 21 44 46 47 66 69 70 |
| TRUE | PP3V3 S4 | 20 34 39 40 42 43 46 47 65 66 |
| TRUE | PP5V S4 | 5X ₁₈ 39 51 61 66 67 68 69 70 |
| TRUE | RIO SDCONN STATE CHANGE L | 20 69 |
| TRUE | USB EXTB OC L | 18 69 |
| TRUE | GND | 10X |

J5150 - hall effect

| | | |
|------|------------|-------------------------------|
| TRUE | PP3V42 G3H | 19 35 38 39 41 42 43 44 50 56 |
| TRUE | SMC LID R | 43 |
| TRUE | GND | |

J6050 - left fan

| | | |
|------|-------------|--|
| TRUE | FAN LT PWM | 49 |
| TRUE | FAN LT TACH | 49 |
| TRUE | PP5V S0 | 3X ₁₈ 39 37 49 58 59 62 63 66 |
| TRUE | GND | 5X |

J6060 - right fan

| | | |
|------|-------------|--|
| TRUE | FAN RT PWM | 49 |
| TRUE | FAN RT TACH | 49 |
| TRUE | PP5V S0 | 3X ₁₈ 39 37 49 58 59 62 63 66 |
| TRUE | GND | 5X |

FUNC_TEST J6100 - spi

| | | |
|------|--------------------|-------------------------------|
| TRUE | PP3V42 G3H | 19 35 38 39 41 42 43 44 50 56 |
| TRUE | SMC RESET L | 41 42 50 57 |
| TRUE | SMC TCK | 41 42 50 |
| TRUE | SMC TMS | 41 42 50 |
| TRUE | SPIROM USE MLB | 14 50 |
| TRUE | SPI ALT CLK | 50 77 |
| TRUE | SPI ALT CS L | 50 77 |
| TRUE | SPI ALT IO0 MOSI | 50 77 |
| TRUE | SPI ALT IO1 MISO | 50 77 |
| TRUE | SPI ALT IO2 WP L | 50 77 |
| TRUE | SPI ALT IO1 HOLD L | 50 77 |
| TRUE | GND | 2X |

J4801 - ipd flex

| | | |
|------|--------------------------|-------------------------------|
| TRUE | TPAD SPI INT L | 39 71 |
| TRUE | TPAD SPI CS L | 39 71 77 |
| TRUE | TPAD SPI MOSI | 39 71 77 |
| TRUE | TPAD SPI MISO | 39 71 77 |
| TRUE | TPAD SPI SCLK | 39 71 77 |
| TRUE | TPAD SPI BUS EN | 39 71 |
| TRUE | USB TPAD N | 13 39 76 |
| TRUE | USB TPAD P | 13 39 76 |
| TRUE | IOXP2 INT L | 39 |
| TRUE | I2C IOXP SCL | 39 |
| TRUE | I2C IOXP SDA | 39 |
| TRUE | SMC PME S4 WAKE L | 34 39 41 43 |
| TRUE | TPAD ACTUATOR THRMTRIP L | 39 65 |
| TRUE | TPAD VBUS EN | 39 |
| TRUE | SMBUS SMC 2 S3 SCL | 39 41 44 81 |
| TRUE | SMBUS SMC 2 S3 SDA | 39 41 44 81 |
| TRUE | SMC LID | 39 41 42 43 |
| TRUE | SMC ACTUATOR EN L | 39 41 |
| TRUE | PPVIN S4 TPAD | 4X ₃₉ 46 70 |
| TRUE | GND ACTUATOR | 4X ₃₉ |
| TRUE | PP3V3 S4 | 89 88 89 90 91 92 93 94 95 96 |
| TRUE | PP5V S4 | 38 39 51 61 66 67 68 69 70 72 |
| TRUE | GND | 2X |

J4813 - keyboard

| | | |
|------|--------------------|-------------------------------|
| TRUE | PP3V3 S4 | 20 34 39 40 42 43 46 47 65 66 |
| TRUE | PP3V42 G3H | 19 35 38 39 41 42 43 44 50 56 |
| TRUE | WS CONTROL KBD | 39 |
| TRUE | WS KBD1 | 39 |
| TRUE | WS KBD10 | 39 |
| TRUE | WS KBD11 | 39 |
| TRUE | WS KBD12 | 39 |
| TRUE | WS KBD13 | 39 |
| TRUE | WS KBD14 | 39 |
| TRUE | WS KBD15 CAP | 39 |
| TRUE | WS KBD16 NUM | 39 |
| TRUE | WS KBD17 | 39 |
| TRUE | WS KBD18 | 39 |
| TRUE | WS KBD19 | 39 |
| TRUE | WS KBD2 | 39 |
| TRUE | WS KBD20 | 39 |
| TRUE | WS KBD21 | 39 |
| TRUE | WS KBD22 | 39 |
| TRUE | WS KBD23 | 39 |
| TRUE | WS KBD3 | 39 |
| TRUE | WS KBD4 | 39 |
| TRUE | WS KBD5 | 39 |
| TRUE | WS KBD6 | 39 |
| TRUE | WS KBD7 | 39 |
| TRUE | WS KBD8 | 39 |
| TRUE | WS KBD9 | 39 |
| TRUE | WS KBD ONOFF L | 39 |
| TRUE | WS LEFT OPTION KBD | 39 |
| TRUE | WS LEFT SHIFT KBD | 39 |
| TRUE | GND | 2X |

J4915 - kbd bklt

| | | |
|------|-------------------|---------------------|
| TRUE | KBDBKLT RETURN1 | 2X ₄₀ 63 |
| TRUE | KBDBKLT RETURN2 | 2X ₄₀ 63 |
| TRUE | PPVOUT S0 KBDBKLT | 49 63 |
| TRUE | GND | 4X |

J6601 - mic

| | | |
|------|-----------|-------------------|
| TRUE | DMIC CLK3 | 52 55 |
| TRUE | PP3V3 S0 | 66 67 68 70 72 82 |
| TRUE | DMIC SDA2 | 55 |
| TRUE | DMIC SDA3 | 52 55 |
| TRUE | GND | |

J6602 - L speaker

| | | |
|------|------------------|----------|
| TRUE | SPKRCNN L ID | 52 55 |
| TRUE | SPKRCNN L OUT N | 53 55 82 |
| TRUE | SPKRCNN L OUT P | 53 55 82 |
| TRUE | SPKRCNN SL OUT N | 53 55 82 |
| TRUE | SPKRCNN SL OUT P | 53 55 82 |
| TRUE | GND | |

J6603 - R speaker

| | | |
|------|------------------|----------|
| TRUE | SPKRCNN R ID | 52 55 |
| TRUE | SPKRCNN R OUT N | 53 55 82 |
| TRUE | SPKRCNN R OUT P | 53 55 82 |
| TRUE | SPKRCNN SR OUT N | 53 55 82 |
| TRUE | SPKRCNN SR OUT P | 53 55 82 |
| TRUE | GND | |

J7000 - DC PWR

| | | |
|------|-----------------|------------------|
| TRUE | ADAPTER SENSE | 56 |
| TRUE | PP20V DCIN FUSE | 2X ₅₆ |
| TRUE | GND | 2X |

J7050 - battery

| | | |
|------|--------------------|---------------------|
| TRUE | PPVBAT G3H CONN | 8X ₅₆ 87 |
| TRUE | SMBUS SMC 5 G3 SCL | 41 44 56 57 81 |
| TRUE | SMBUS SMC 5 G3 SDA | 41 44 56 57 81 |
| TRUE | SYS DETECT L | 56 |
| TRUE | GND | 8X |

J8300 - eDP

| | | |
|------|--------------------|-------------------------|
| TRUE | DP INT AUX N | 68 75 |
| TRUE | DP INT AUX P | 68 75 |
| TRUE | DP INT ML N<0> | 68 75 |
| TRUE | DP INT ML N<1> | 68 75 |
| TRUE | DP INT ML N<2> | 68 75 |
| TRUE | DP INT ML N<3> | 68 75 |
| TRUE | DP INT ML P<0> | 68 75 |
| TRUE | DP INT ML P<1> | 68 75 |
| TRUE | DP INT ML P<2> | 68 75 |
| TRUE | DP INT ML P<3> | 68 75 |
| TRUE | LCD IRO L | 68 |
| TRUE | LCD HPD CONN | 68 |
| TRUE | LCD BKLT PWM R | 63 68 |
| TRUE | SMBUS SMC 0 S0 SDA | 37 41 44 48 68 71 72 81 |
| TRUE | SMBUS SMC 0 S0 SCL | 37 41 44 48 68 71 72 81 |
| TRUE | I2C BKLT SDA | 63 68 71 |
| TRUE | I2C BKLT SCL | 63 68 71 |
| TRUE | PP5VR3V3 SW LCD | 3X ₆₈ |
| TRUE | PPVOUT S0 LCDBKLT | 63 68 |
| TRUE | GND | 16X |

Power Rails

| | | |
|------|--------------------|-------------------------------|
| TRUE | PM SLP S3 L | 12 21 41 67 |
| TRUE | PPVTT S0 DDR | 21 27 60 70 |
| TRUE | PP3V3 S0 | 66 67 68 70 72 82 |
| TRUE | PP3V3 S3 | 35 44 45 46 47 48 49 51 52 55 |
| TRUE | PP3V3 S5 | 17 20 21 44 46 47 66 69 70 72 |
| TRUE | PP3V3 S5 AVREF SMC | 41 42 |
| TRUE | PP3V42 G3H | 19 35 38 39 41 42 43 44 50 56 |
| TRUE | PP5V S0 | 18 19 37 49 58 59 62 63 66 67 |
| TRUE | PP5V S3 | 21 37 60 66 67 70 |
| TRUE | PP5V S5 | 61 66 70 |
| TRUE | PPBUS G3H | 30 45 56 57 63 65 70 |
| TRUE | PPDCIN G3H | 56 57 70 |
| TRUE | PPVCC S0 CPU | 6 8 10 46 59 70 |
| TRUE | PPVTTDDR S3 | 60 70 |
| TRUE | PP3V3 S0SW SSD | 35 46 70 |
| TRUE | PP1V5 S0 | 11 12 13 15 17 19 52 64 67 69 |
| TRUE | PP1V35 S3 | 21 46 60 64 70 |

FUNC_TEST XDP

| | | |
|------|-------------------|----------------------------|
| TRUE | XDP CPU TCK | 6 18 75 |
| TRUE | XDP PCH TCK | 11 18 |
| TRUE | XDP CPU TDI | 6 18 75 |
| TRUE | XDP CPU TDO | 6 18 75 |
| TRUE | XDP CPUPCH TRST L | 6 18 75 |
| TRUE | XDP CPU TMS | 6 18 75 |
| TRUE | XDP PCH TMS | 11 18 |
| TRUE | XDP PCH TDI | 11 18 |
| TRUE | XDP PCH TDO | 11 18 |
| TRUE | XDP CPU PREQ L | 6 18 75 |
| TRUE | XDP CPU PRDY L | 6 18 75 |
| TRUE | PM RSMRST L | 12 67 77 |
| TRUE | PM PCH PWROK | 12 19 77 |
| TRUE | PM SYSRST L | 12 19 41 77 |
| TRUE | CPU CFG<3> | 6 18 75 |
| TRUE | PP1V05 S0 | 10 14 15 17 18 42 62 67 70 |
| TRUE | GND | 2X GND |

FUNC_TEST Power Sequence

| | | |
|------|------------------|----------------|
| TRUE | SMC ONOFF L | 39 41 42 |
| TRUE | PM DSX PWROK | 12 41 77 |
| TRUE | ALL SYS PWROK | 18 19 41 58 67 |
| TRUE | PM PCH SYS PWROK | 12 18 19 41 77 |
| TRUE | PLT RESET L | 12 18 20 21 |
| TRUE | EDP IG PANEL PWR | 12 68 71 |
| TRUE | EDP IG BKL ON | 12 63 71 |

SYNC MASTER=J15 MLB SYNC DATE=10/31/2012

Functional Test Points

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 104 OF 118
 SHEET: 72 OF 82

NC NO_TESTs

PCH

Thunderbolt

PLACEABLE BEAD-PROBES FOR TBT

| | NO_TEST | MAKE_BASE | | NO_TEST | MAKE_BASE |
|-------|----------------------|-----------|------|----------------------|-----------|
| 73 13 | NC_USB3_SPARE_D2RN | TRUE | TRUE | NC_USB3_SPARE_D2RN | 13 73 |
| 73 13 | NC_USB3_SPARE_D2RP | TRUE | TRUE | NC_USB3_SPARE_D2RP | 13 73 |
| 73 13 | NC_USB3_SPARE_R2D_CN | TRUE | TRUE | NC_USB3_SPARE_R2D_CN | 13 73 |
| 73 13 | NC_USB3_SPARE_R2D_CP | TRUE | TRUE | NC_USB3_SPARE_R2D_CP | 13 73 |
| 73 13 | NC_USB3_EXTC_D2RN | TRUE | TRUE | NC_USB3_EXTC_D2RN | 13 73 |
| 73 13 | NC_USB3_EXTC_D2RP | TRUE | TRUE | NC_USB3_EXTC_D2RP | 13 73 |
| 73 13 | NC_USB3_EXTC_R2D_CN | TRUE | TRUE | NC_USB3_EXTC_R2D_CN | 13 73 |
| 73 13 | NC_USB3_EXTC_R2D_CP | TRUE | TRUE | NC_USB3_EXTC_R2D_CP | 13 73 |
| 73 13 | NC_USB3_EXTD_D2RN | TRUE | TRUE | NC_USB3_EXTD_D2RN | 13 73 |
| 73 13 | NC_USB3_EXTD_D2RP | TRUE | TRUE | NC_USB3_EXTD_D2RP | 13 73 |
| 73 13 | NC_USB3_EXTD_R2D_CN | TRUE | TRUE | NC_USB3_EXTD_R2D_CN | 13 73 |
| 73 13 | NC_USB3_EXTD_R2D_CP | TRUE | TRUE | NC_USB3_EXTD_R2D_CP | 13 73 |

| | | | | | |
|----|---------------------|------|------|---------------------|----|
| 73 | NC_PCIE_ENET_D2RN | TRUE | TRUE | NC_PCIE_ENET_D2RN | 73 |
| 73 | NC_PCIE_ENET_D2RP | TRUE | TRUE | NC_PCIE_ENET_D2RP | 73 |
| 73 | NC_PCIE_ENET_R2D_CN | TRUE | TRUE | NC_PCIE_ENET_R2D_CN | 73 |
| 73 | NC_PCIE_ENET_R2D_CP | TRUE | TRUE | NC_PCIE_ENET_R2D_CP | 73 |

| | | | | | |
|-------|--------------------|------|------|--------------------|-------|
| 73 11 | NC_SATA_A_D2RN | TRUE | TRUE | NC_SATA_A_D2RN | 11 73 |
| 73 11 | NC_SATA_A_D2RP | TRUE | TRUE | NC_SATA_A_D2RP | 11 73 |
| 73 11 | NC_SATA_A_R2D_CN | TRUE | TRUE | NC_SATA_A_R2D_CN | 11 73 |
| 73 11 | NC_SATA_A_R2D_CP | TRUE | TRUE | NC_SATA_A_R2D_CP | 11 73 |
| 73 11 | NC_SATA_B_D2RN | TRUE | TRUE | NC_SATA_B_D2RN | 11 73 |
| 73 11 | NC_SATA_B_D2RP | TRUE | TRUE | NC_SATA_B_D2RP | 11 73 |
| 73 11 | NC_SATA_B_R2D_CN | TRUE | TRUE | NC_SATA_B_R2D_CN | 11 73 |
| 73 11 | NC_SATA_B_R2D_CP | TRUE | TRUE | NC_SATA_B_R2D_CP | 11 73 |
| 73 11 | NC_SATA_ODD_D2RN | TRUE | TRUE | NC_SATA_ODD_D2RN | 11 73 |
| 73 11 | NC_SATA_ODD_D2RP | TRUE | TRUE | NC_SATA_ODD_D2RP | 11 73 |
| 73 11 | NC_SATA_ODD_R2D_CN | TRUE | TRUE | NC_SATA_ODD_R2D_CN | 11 73 |
| 73 11 | NC_SATA_ODD_R2D_CP | TRUE | TRUE | NC_SATA_ODD_R2D_CP | 11 73 |
| 73 11 | NC_SATA_D_D2RN | TRUE | TRUE | NC_SATA_D_D2RN | 11 73 |
| 73 11 | NC_SATA_D_D2RP | TRUE | TRUE | NC_SATA_D_D2RP | 11 73 |
| 73 11 | NC_SATA_D_R2D_CN | TRUE | TRUE | NC_SATA_D_R2D_CN | 11 73 |
| 73 11 | NC_SATA_D_R2D_CP | TRUE | TRUE | NC_SATA_D_R2D_CP | 11 73 |
| 73 11 | NC_SATA_F_D2RN | TRUE | TRUE | NC_SATA_F_D2RN | 11 73 |
| 73 11 | NC_SATA_F_D2RP | TRUE | TRUE | NC_SATA_F_D2RP | 11 73 |
| 73 11 | NC_SATA_F_R2D_CN | TRUE | TRUE | NC_SATA_F_R2D_CN | 11 73 |
| 73 11 | NC_SATA_F_R2D_CP | TRUE | TRUE | NC_SATA_F_R2D_CP | 11 73 |

| | | | | | |
|-------|--------------|------|------|--------------|-------|
| 73 13 | NC_USB_EXTCN | TRUE | TRUE | NC_USB_EXTCN | 13 73 |
| 73 13 | NC_USB_EXTCP | TRUE | TRUE | NC_USB_EXTCP | 13 73 |
| 73 13 | NC_USB_SDN | TRUE | TRUE | NC_USB_SDN | 13 73 |
| 73 13 | NC_USB_SDP | TRUE | TRUE | NC_USB_SDP | 13 73 |
| 73 13 | NC_USB_WLANN | TRUE | TRUE | NC_USB_WLANN | 13 73 |
| 73 13 | NC_USB_WLANP | TRUE | TRUE | NC_USB_WLANP | 13 73 |
| 73 13 | NC_USB_6N | TRUE | TRUE | NC_USB_6N | 13 73 |
| 73 13 | NC_USB_6P | TRUE | TRUE | NC_USB_6P | 13 73 |
| 73 13 | NC_USB_7N | TRUE | TRUE | NC_USB_7N | 13 73 |
| 73 13 | NC_USB_7P | TRUE | TRUE | NC_USB_7P | 13 73 |
| 73 13 | NC_USB_EXTDN | TRUE | TRUE | NC_USB_EXTDN | 13 73 |
| 73 13 | NC_USB_EXTDP | TRUE | TRUE | NC_USB_EXTDP | 13 73 |
| 73 13 | NC_USB_PSOEN | TRUE | TRUE | NC_USB_PSOEN | 13 73 |
| 73 13 | NC_USB_PSOCP | TRUE | TRUE | NC_USB_PSOCP | 13 73 |
| 73 13 | NC_USB_IRN | TRUE | TRUE | NC_USB_IRN | 13 73 |
| 73 13 | NC_USB_IRP | TRUE | TRUE | NC_USB_IRP | 13 73 |

| | | | | | |
|-------|-------------------------|------|------|-------------------------|-------|
| 73 11 | NC_ITPXDP_CLK100MN | TRUE | TRUE | NC_ITPXDP_CLK100MN | 11 73 |
| 73 11 | NC_ITPXDP_CLK100MP | TRUE | TRUE | NC_ITPXDP_CLK100MP | 11 73 |
| 73 12 | NC_PCI_PME_L | TRUE | TRUE | NC_PCI_PME_L | 12 73 |
| 73 11 | NC_PCI_CLK33M_OUT2 | TRUE | TRUE | NC_PCI_CLK33M_OUT2 | 11 73 |
| 73 11 | NC_PCI_CLK33M_OUT3 | TRUE | TRUE | NC_PCI_CLK33M_OUT3 | 11 73 |
| 73 11 | NC_HDA_SDIN1 | TRUE | TRUE | NC_HDA_SDIN1 | 11 73 |
| 73 11 | NC_HDA_SDIN2 | TRUE | TRUE | NC_HDA_SDIN2 | 11 73 |
| 73 11 | NC_HDA_SDIN3 | TRUE | TRUE | NC_HDA_SDIN3 | 11 73 |
| 73 13 | NC_LPC_DREQ0_L | TRUE | TRUE | NC_LPC_DREQ0_L | 13 73 |
| 73 13 | NC_CLINK_CLK | TRUE | TRUE | NC_CLINK_CLK | 13 73 |
| 73 13 | NC_CLINK_DATA | TRUE | TRUE | NC_CLINK_DATA | 13 73 |
| 73 13 | NC_CLINK_RESET_L | TRUE | TRUE | NC_CLINK_RESET_L | 13 73 |
| 73 11 | NC_LPC_CLK33M_LPCPLUS_R | TRUE | TRUE | NC_LPC_CLK33M_LPCPLUS_R | 11 73 |

| | | | | | |
|-------|--------------------------|------|------|--------------------------|-------|
| 73 28 | NC_TBT_XTAL25OUT | TRUE | TRUE | NC_TBT_XTAL25OUT | 28 73 |
| 73 28 | TP_DP_TBTSRC_ML_CP<3..0> | TRUE | TRUE | NC_DP_TBTSRC_ML_CP<3..0> | 28 |
| 73 28 | TP_DP_TBTSRC_ML_CN<3..0> | TRUE | TRUE | NC_DP_TBTSRC_ML_CN<3..0> | 28 |
| 73 28 | NC_DP_TBTSRC_AUXCH_CP | TRUE | TRUE | NC_DP_TBTSRC_AUXCH_CP | 28 73 |
| 73 28 | NC_DP_TBTSRC_AUXCH_CN | TRUE | TRUE | NC_DP_TBTSRC_AUXCH_CN | 28 73 |

| | | | | | |
|-------|-------------------|------|------|-------------------|-------|
| 73 12 | NC_DP_IG_D_AUXCHN | TRUE | TRUE | NC_DP_IG_D_AUXCHN | 12 73 |
| 73 12 | NC_DP_IG_D_AUXCHP | TRUE | TRUE | NC_DP_IG_D_AUXCHP | 12 73 |

| | | | | | |
|-------|---------------------------|------|------|---------------------------|-------|
| 73 76 | NC_PCIE_CLK100M_GPUN | TRUE | TRUE | NC_PCIE_CLK100M_GPUN | 76 73 |
| 73 76 | NC_PCIE_CLK100M_GRPUP | TRUE | TRUE | NC_PCIE_CLK100M_GRPUP | 76 73 |
| 73 76 | NC_PCIE_CLK100M_PESN | TRUE | TRUE | NC_PCIE_CLK100M_PESN | 76 73 |
| 73 76 | NC_PCIE_CLK100M_PESP | TRUE | TRUE | NC_PCIE_CLK100M_PESP | 76 73 |
| 73 76 | NC_PCIE_CLK100M_ENETSDN | TRUE | TRUE | NC_PCIE_CLK100M_ENETSDN | 76 73 |
| 73 76 | NC_PCIE_CLK100M_ENETSDP | TRUE | TRUE | NC_PCIE_CLK100M_ENETSDP | 76 73 |
| 73 76 | NC_PCIE_CLK100M_ENETN | TRUE | TRUE | NC_PCIE_CLK100M_ENETN | 76 73 |
| 73 76 | NC_PCIE_CLK100M_ENETP | TRUE | TRUE | NC_PCIE_CLK100M_ENETP | 76 73 |
| 73 76 | NC_PCIE_CLK100M_PEGBN | TRUE | TRUE | NC_PCIE_CLK100M_PEGBN | 76 73 |
| 73 76 | NC_PCIE_CLK100M_PEGBP | TRUE | TRUE | NC_PCIE_CLK100M_PEGBP | 76 73 |
| 73 76 | NC_PCIE_CLK100M_SWN | TRUE | TRUE | NC_PCIE_CLK100M_SWN | 76 73 |
| 73 76 | NC_PCIE_CLK100M_SWP | TRUE | TRUE | NC_PCIE_CLK100M_SWP | 76 73 |
| 73 76 | NC_PCH_GPIO64_CLKOUTFLEX0 | TRUE | TRUE | NC_PCH_GPIO64_CLKOUTFLEX0 | 76 73 |
| 73 76 | NC_PCH_GPIO65_CLKOUTFLEX1 | TRUE | TRUE | NC_PCH_GPIO65_CLKOUTFLEX1 | 76 73 |
| 73 76 | NC_PCH_GPIO66_CLKOUTFLEX2 | TRUE | TRUE | NC_PCH_GPIO66_CLKOUTFLEX2 | 76 73 |
| 73 76 | NC_PCH_GPIO67_CLKOUTFLEX3 | TRUE | TRUE | NC_PCH_GPIO67_CLKOUTFLEX3 | 76 73 |

| | | | | | |
|-------|-----------|------|------|-----------|-------|
| 73 76 | NC_USB_4N | TRUE | TRUE | NC_USB_4N | 76 73 |
| 73 76 | NC_USB_4P | TRUE | TRUE | NC_USB_4P | 76 73 |

| | | |
|------|------------------------|---------|
| TRUE | PCIE_TBT_R2D_P<3..0> | 28 75 |
| TRUE | PCIE_TBT_R2D_N<3..0> | 28 75 |
| TRUE | PCIE_TBT_D2R_C_P<3..0> | 28 75 |
| TRUE | PCIE_TBT_D2R_C_N<3..0> | 28 75 |
| TRUE | DMI_S2N_P<3..1> | 5 12 75 |
| TRUE | DMI_S2N_N<3..1> | 5 12 75 |
| TRUE | DMI_N2S_P<3..1> | 5 12 75 |
| TRUE | DMI_N2S_N<3..1> | 5 12 75 |

| | | | | |
|----------|----------------|---------------|--------|-------------------------|
| 73 11 28 | TBT_A_D2R_P<1> | SM BEAD-PROBE | BPA531 | NO_XNET_CONNECTION=TRUE |
| 73 11 28 | TBT_A_D2R_N<1> | SM BEAD-PROBE | BPA532 | NO_XNET_CONNECTION=TRUE |

| | | | | | |
|-------|-------------|------|------|-------------|-------|
| 73 76 | NC_USB_SMCP | TRUE | TRUE | NC_USB_SMCP | 76 73 |
| 73 76 | NC_USB_SMCN | TRUE | TRUE | NC_USB_SMCN | 76 73 |

| | | | | | |
|----|--------------------|------|------|--------------------|----|
| 73 | NC_SMC_INTERFACE_2 | TRUE | TRUE | NC_SMC_INTERFACE_2 | 73 |
|----|--------------------|------|------|--------------------|----|

| | | | |
|---|--|----------------------|------------|
| SYNC_MASTER=J15_MLB | | SYNC_DATE=10/31/2012 | |
| NC & No Test | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 105 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 73 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

X425 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

| BOARD LAYERS | | | BOARD AREAS | | | BOARD UNITS (MIL OR MM) | ALLEGRO VERSION |
|---|--|--|----------------------|--|--|-------------------------|-----------------|
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM | | | NO_TYPE, BGA, P65BGA | | | MM | 16.2 |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DEFAULT | * | Y | =45_OHM_SE | =45_OHM_SE | 10 MM | 0 MM | 0 MM |
| STANDARD | * | Y | =DEFAULT | =DEFAULT | 10 MM | =DEFAULT | =DEFAULT |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 50_OHM_SE | TOP, BOTTOM | Y | 0.095 MM | 0.095 MM | | | |
| 50_OHM_SE | * | Y | 0.066 MM | 0.066 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 45_OHM_SE | TOP, BOTTOM | Y | 0.116 MM | 0.116 MM | | | |
| 45_OHM_SE | * | Y | 0.083 MM | 0.083 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 40_OHM_SE | TOP, BOTTOM | Y | 0.145 MM | 0.095 MM | | | |
| 40_OHM_SE | * | Y | 0.102 MM | 0.090 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 37_OHM_SE | TOP, BOTTOM | Y | 0.165 MM | 0.095 MM | | | |
| 37_OHM_SE | * | Y | 0.118 MM | 0.090 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 27P4_OHM_SE | TOP, BOTTOM | Y | 0.265 MM | 0.095 MM | | | |
| 27P4_OHM_SE | * | Y | 0.186 MM | 0.1 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 72_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 72_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.105 MM | 0.105 MM | | 0.120 MM | 0.120 MM |
| 72_OHM_DIFF | ISL2, ISL11 | Y | 0.105 MM | 0.105 MM | | 0.120 MM | 0.120 MM |
| 72_OHM_DIFF | TOP, BOTTOM | Y | 0.146 MM | 0.146 MM | | 0.120 MM | 0.120 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 80_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 80_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.092 MM | 0.092 MM | | 0.120 MM | 0.120 MM |
| 80_OHM_DIFF | ISL2, ISL11 | Y | 0.092 MM | 0.092 MM | | 0.120 MM | 0.120 MM |
| 80_OHM_DIFF | TOP, BOTTOM | Y | 0.125 MM | 0.125 MM | | 0.155 MM | 0.155 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 85_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 85_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.080 MM | 0.080 MM | | 0.120 MM | 0.120 MM |
| 85_OHM_DIFF | ISL2, ISL11 | Y | 0.080 MM | 0.080 MM | | 0.120 MM | 0.120 MM |
| 85_OHM_DIFF | TOP, BOTTOM | Y | 0.105 MM | 0.105 MM | | 0.125 MM | 0.125 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 90_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 90_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.078 MM | 0.078 MM | | 0.200 MM | 0.200 MM |
| 90_OHM_DIFF | ISL2, ISL11 | Y | 0.078 MM | 0.078 MM | | 0.200 MM | 0.200 MM |
| 90_OHM_DIFF | TOP, BOTTOM | Y | 0.101 MM | 0.101 MM | | 0.180 MM | 0.180 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1:1_DIFFPAIR | * | Y | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.1 MM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| * | * | BGA | P072_SPACE |
| * | * | P65BGA | P075_SPACE |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DEFAULT | * | 0.1 MM | ? |
| STANDARD | * | =DEFAULT | ? |
| BGA_P1MM | * | 0.1 MM | ? |
| BGA_P2MM | * | 0.2 MM | ? |
| P072_SPACE | * | 0.071 MM | ? |
| P075_SPACE | * | 0.075 MM | ? |

Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal, Inner dielectric is 0.053 mm nominal.

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| 1:1_SPACING | * | 0.1 MM | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|--|----------------------|--------|
| 1X_DIELECTRIC | TOP, BOTTOM | 0.058 MM | ? |
| 1X_DIELECTRIC | ISL3, ISL4, ISL9, ISL10 | 0.053 MM | ? |
| 1X_DIELECTRIC | ISL2, ISL11, ISL5, ISL6, ISL7, ISL8, ISL11 | 0.101 MM | ? |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| P65_BGA | * | Y | 0.071MM | 0.071MM | | 0.075MM | 0.126MM |

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| * | P65BGA | P65_BGA |

| | | | |
|---|--|----------------------|------------|
| SYNC MASTER=SIDLE J45 | | SYNC DATE=12/10/2012 | |
| PCB Rule Definitions | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 110 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 74 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

CPU Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CPU_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| CPU_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| CPU_27P4S | * | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | 7 MIL | 7 MIL |
| CPU_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CPU_AGTL | * | =STANDARD | ? |
| CPU_8MIL | * | 8 MIL | ? |
| CPU_COMP | * | 20 MIL | ? |
| CPU_ITP | * | =2:1_SPACING | ? |
| CPU_VCCSENSE | * | 25 MIL | ? |

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG, Tables 205-207

Spacing Rule Sets

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DMI_2SAME | * | =3X_DIELECTRIC | ? |
| DMI_TXRX | * | =6X_DIELECTRIC | ? |
| DMICKL2N2S | * | =6X_DIELECTRIC | ? |
| DMICKL2S2N | * | =3X_DIELECTRIC | ? |
| DMICKL2OTHER | * | =4X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| DMI_* | =SAME | * | DMI_2SAME |
| DMI_N2S | DMI_S2N | * | DMI_TXRX |
| DMI_S2N | DMI_N2S | * | DMI_TXRX |
| CLK_DMI | DMI_N2S | * | DMICKL2N2S |
| CLK_DMI | DMI_S2N | * | DMICKL2S2N |
| CLK_DMI | * | * | DMICKL2OTHER |

PEG - SSD & TBT

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PEG_80D | * | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PEG_2SAME | * | =3X_DIELECTRIC | ? |
| PEG_TXRX | * | =6X_DIELECTRIC | ? |
| PEG_2OTHER | * | =4X_DIELECTRIC | ? |
| PEG_2CLK | * | =7X_DIELECTRIC | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PEG3_2SAME | * | =4X_DIELECTRIC | ? |
| PEG3_TXRX | * | =8X_DIELECTRIC | ? |
| PEG3_2OTHER | * | =5X_DIELECTRIC | ? |
| PEG3_2CLK | * | =8X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| PEG_* | =SAME | * | PEG_2SAME |
| PEG_R2D | PEG_D2R | * | PEG_TXRX |
| PEG_* | * | * | PEG_2OTHER |
| PEG_* | CLK_* | * | PEG_2CLK |

DIGITAL VIDEO SIGNAL CONSTRAINTS

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DP_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DP_2SAME | * | =4X_DIELECTRIC | ? |
| DP_2OTHER | * | =4X_DIELECTRIC | ? |
| HDMICKL_2CLK | * | =7X_DIELECTRIC | ? |
| HDMICKL_2DP | * | =6X_DIELECTRIC | ? |
| HDMICKL_2OTHER | * | =7X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| DISPLAYPORT | =SAME | * | DP_2SAME |
| DISPLAYPORT | * | * | DP_2OTHER |
| HDMI_CLK | CLK_* | * | HDMICKL_2CLK |
| HDMI_CLK | DISPLAYPORT | * | HDMICKL_2DP |
| HDMI_CLK | * | * | HDMICKL_2OTHER |

DisplayPort/TMDs intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
 DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
 SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.
 MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

CPU Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | SPACING |
|---------------------------|--------------|--------------|------------------------|
| DMI_S2N | CPU_85D | DMI_S2N | DMI_S2N P<3:0> |
| DMI_S2N | CPU_85D | DMI_S2N | DMI_S2N N<3:0> |
| DMI_N2S | CPU_85D | DMI_N2S | DMI_N2S P<3:0> |
| DMI_N2S | CPU_85D | DMI_N2S | DMI_N2S N<3:0> |
| FDI_INT | CPU_50S | CPU_AGTL | FDI INT |
| FDI_CSVMC | CPU_50S | CPU_AGTL | FDI CSVMC |
| DMI_CLK | CPU_85D | CLK_DMI | DMI CLK100M CPU P |
| DMI_CLK | CPU_85D | CLK_DMI | DMI CLK100M CPU N |
| CPU_CLK135_PLL | CPU_85D | CLK_PCIE | CPU CLK135M DPLLREF N |
| CPU_CLK135_PLL | CPU_85D | CLK_PCIE | CPU CLK135M DPLLREF P |
| CPU_CLK135_PLL | CPU_85D | CLK_PCIE | CPU CLK135M DPLLSS N |
| CPU_CLK135_PLL | CPU_85D | CLK_PCIE | CPU CLK135M DPLLSS P |
| CPU_EDP_COMP | CPU_27P4S | CPU_COMP | CPU EDP RCOMP |
| CPU_PEG_COMP | CPU_27P4S | CPU_COMP | CPU PEG RCOMP |
| CPU_CFG | CPU_45S | CPU_ITP | CPU CFG<19..0> |
| XDP_CLK_BCH | CLK_PCIE_85D | CLK_PCIE | NC ITPXDP CLK100MP |
| XDP_CLK_BCH | CLK_PCIE_85D | CLK_PCIE | NC ITPXDP CLK100MN |
| XDP_TDI | CPU_45S | CPU_ITP | XDP CPU TDI |
| XDP_TDO | CPU_45S | CPU_ITP | XDP CPU TDO |
| XDP_TMS | CPU_45S | CPU_ITP | XDP CPU TMS |
| XDP_TCK | CPU_45S | CPU_ITP | XDP CPU TCK |
| XDP_TRST_L | CPU_45S | CPU_ITP | XDP CRUPCH TRST L |
| XDP_BPM | CPU_45S | CPU_ITP | XDP BPM L<3..0> |
| XDP_BPM_L | CPU_45S | CPU_ITP | XDP BPM L<7..4> |
| XDP_DBRESET_L | CPU_45S | CPU_ITP | XDP DBRESET L |
| XDP_PRDY_L | CPU_45S | CPU_ITP | XDP CPU PRDY L |
| XDP_PREQ_L | CPU_45S | CPU_ITP | XDP CPU PREQ L |
| CPU_CATERR_L | CPU_45S | CPU_AGTL | CPU CATERR L |
| CPU_PECI | CPU_45S | CPU_VID | CPU Peci |
| CPU_PROCHOT_L | CPU_45S | CPU_AGTL | CPU PROCHOT L |
| CPU_PWRGD | CPU_45S | CPU_AGTL | CPU PWRGD |
| PM_THRMTRIP_L | CPU_45S | CPU_AGTL | PM THRMTRIP L |
| PM_MEM_PWRGD | CPU_45S | CPU_AGTL | PM MEM PWRGD |
| PM_SYNC | CPU_45S | CPU_AGTL | PM SYNC |
| CPU_SM_RCOMP | CPU_27P4S | CPU_COMP | CPU SM RCOMP<2..0> |
| CPU_VIDSOUT | CPU_45S | CPU_VID | CPU VIDSOUT |
| CPU_VIDCLK | CPU_45S | CPU_VID | CPU VIDCLK |
| CPU_VIDALERT_L | CPU_45S | CPU_VID | CPU VIDALERT L |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | CPU VCCSENSE P |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | CPU VCCSENSE N |
| CPU_MEM_VREF | MEM_12MIL | MEM_VREF | CPU DIMMA VREFDQ |
| CPU_MEM_VREF | MEM_12MIL | MEM_VREF | CPU DIMMB VREFDQ |
| CPU_MEM_VREF | MEM_PWR | MEM_VREF | PP0V75 S3 MEM VREFDQ A |
| CPU_MEM_VREF | MEM_PWR | MEM_VREF | PP0V75 S3 MEM VREFDQ B |
| CPU_MEM_VREF | MEM_PWR | MEM_VREF | PP0V75 S3 MEM VREFCA |
| CPU_MEM_VREF | MEM_PWR | MEM_VREF | PP0V75 S3 MEM VREFCA |
| PCIE_D2R_SSD | CPU_85D | PEG3_D2R | PCIE SSD D2R P<3..0> |
| PCIE_D2R_SSD | CPU_85D | PEG3_D2R | PCIE SSD D2R N<3..0> |
| PCIE_R2D_SSD | CPU_85D | PEG3_R2D | PCIE SSD R2D C P<3..0> |
| PCIE_R2D_SSD | CPU_85D | PEG3_R2D | PCIE SSD R2D C N<3..0> |
| PCIE_R2D_SSD | CPU_85D | PEG3_R2D | PCIE SSD R2D P<3..0> |
| PCIE_R2D_SSD | CPU_85D | PEG3_R2D | PCIE SSD R2D N<3..0> |
| PCIE_D2R_TBT | CPU_85D | PEG3_D2R | PCIE TBT D2R P<3..0> |
| PCIE_D2R_TBT | CPU_85D | PEG3_D2R | PCIE TBT D2R N<3..0> |
| PCIE_D2R_TBT | CPU_85D | PEG3_D2R | PCIE TBT D2R C P<3..0> |
| PCIE_D2R_TBT | CPU_85D | PEG3_D2R | PCIE TBT D2R C N<3..0> |
| PCIE_R2D_TBT | CPU_85D | PEG3_R2D | PCIE TBT R2D P<3..0> |
| PCIE_R2D_TBT | CPU_85D | PEG3_R2D | PCIE TBT R2D N<3..0> |
| PCIE_R2D_TBT | CPU_85D | PEG3_R2D | PCIE TBT R2D C P<3..0> |
| PCIE_R2D_TBT | CPU_85D | PEG3_R2D | PCIE TBT R2D C N<3..0> |

DP AUX NET PROPERTIES

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | SPACING |
|---------------------------|----------|-------------|---------------------|
| DP_INT_IG_ML | DP_85D | DISPLAYPORT | DP INT ML C P<3..0> |
| DP_INT_IG_ML | DP_85D | DISPLAYPORT | DP INT ML C N<3..0> |
| DP_INT_IG_ML | DP_85D | DISPLAYPORT | DP INT ML P<3..0> |
| DP_INT_IG_ML | DP_85D | DISPLAYPORT | DP INT ML N<3..0> |
| DP_INT_IG_ML | DP_85D | DISPLAYPORT | DP INT ML F P<3..0> |
| DP_INT_IG_ML | DP_85D | DISPLAYPORT | DP INT ML F N<3..0> |
| DP_INT_IG_ML | DP_85D | DISPLAYPORT | DP INT ML P<3..0> |
| DP_INT_IG_ML | DP_85D | DISPLAYPORT | DP INT ML N<3..0> |
| DP_INT_IG_AUX | DP_85D | DISPLAYPORT | DP INT AUXCH C P |
| DP_INT_IG_AUX | DP_85D | DISPLAYPORT | DP INT AUXCH C N |
| DP_INT_IG_AUX | DP_85D | DISPLAYPORT | DP INT AUX P |
| DP_INT_IG_AUX | DP_85D | DISPLAYPORT | DP INT AUX N |

DP / HDMI NET PROPERTIES

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | SPACING |
|---------------------------|----------|-------------|-------------------------|
| HDMI_DATA | DP_85D | DISPLAYPORT | HDMI DATA P<2..0> |
| HDMI_DATA | DP_85D | DISPLAYPORT | HDMI DATA N<2..0> |
| HDMI_CLK | DP_85D | HDMI_CLK | HDMI CLK P |
| HDMI_CLK | DP_85D | HDMI_CLK | HDMI CLK N |
| DP_TBT_ML0 | DP_85D | DISPLAYPORT | DP TBTSNK0 ML C P<3..0> |
| DP_TBT_ML0 | DP_85D | DISPLAYPORT | DP TBTSNK0 ML C N<3..0> |
| DP_TBT_ML0 | DP_85D | DISPLAYPORT | DP TBTSNK0 ML P<3..0> |
| DP_TBT_ML0 | DP_85D | DISPLAYPORT | DP TBTSNK0 ML N<3..0> |
| DP_TBT_ML1 | DP_85D | DISPLAYPORT | DP TBTSNK1 ML C P<3..0> |
| DP_TBT_ML1 | DP_85D | DISPLAYPORT | DP TBTSNK1 ML C N<3..0> |
| DP_TBT_ML1 | DP_85D | DISPLAYPORT | DP TBTSNK1 ML P<3..0> |
| DP_TBT_ML1 | DP_85D | DISPLAYPORT | DP TBTSNK1 ML N<3..0> |
| TBTSNK0_AUXCH | DP_85D | DISPLAYPORT | DP TBTSNK0 AUXCH P |
| TBTSNK0_AUXCH | DP_85D | DISPLAYPORT | DP TBTSNK0 AUXCH N |
| TBTSNK0_AUXCH | DP_85D | DISPLAYPORT | DP TBTSNK0 AUXCH C P |
| TBTSNK0_AUXCH | DP_85D | DISPLAYPORT | DP TBTSNK0 AUXCH C N |
| TBTSNK1_AUXCH | DP_85D | DISPLAYPORT | DP TBTSNK1 AUXCH P |
| TBTSNK1_AUXCH | DP_85D | DISPLAYPORT | DP TBTSNK1 AUXCH N |
| TBTSNK1_AUXCH | DP_85D | DISPLAYPORT | DP TBTSNK1 AUXCH C P |
| TBTSNK1_AUXCH | DP_85D | DISPLAYPORT | DP TBTSNK1 AUXCH C N |

SYNC MASTER=CLEAN X305 PEG SYNC DATE=02/18/2014

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> D
 REVISION <E4LABEL>
 BRANCH <BRANCH>
 PAGE 111 OF 118
 SHEET 75 OF 82

SATA Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SATA_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |
| SATA_37SE | * | =37_OHM_SE | =37_OHM_SE | =37_OHM_SE | =37_OHM_SE | =37_OHM_SE | =37_OHM_SE |
| SATA_45SE | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SATA_2SAME | * | =3X_DIELECTRIC | ? |
| SATA_TXRX | * | =6X_DIELECTRIC | ? |
| SATA_2OTHER | * | =6X_DIELECTRIC | ? |
| SATA_RCOMP | * | =6X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| SATA_* | =SAME | * | SATA_2SAME |
| SATA_R2D | SATA_D2R | * | SATA_TXRX |
| SATA_* | * | * | SATA_2OTHER |

USB 2.0 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCH_USB_RBIAS | * | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| USB_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| USB | * | =4X_DIELECTRIC | ? |
| USB_RBIAS | * | =6X_DIELECTRIC | ? |
| BT_WAKE | * | =4X_DIELECTRIC | ? |

USB 3.0 INTERFACE CONSTRAINTS

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| USB3_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| USB3_2SAME | * | =3X_DIELECTRIC | ? |
| USB3_TXRX | * | =6X_DIELECTRIC | ? |
| USB3_2OTHER | * | =4X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| USB3_* | =SAME | * | USB3_2SAME |
| USB3_R2D | USB3_D2R | * | USB3_TXRX |
| USB3_* | * | * | USB3_2OTHER |

System Clock Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_SLOW_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| CLK_25M_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_SLOW | * | =4X_DIELECTRIC | ? |
| CLK_25M | * | =5X_DIELECTRIC | ? |

NOTE: 25MHz system clocks very sensitive to noise.
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

PCH Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | NET_TYPE |
|---------------------------|---------------|------------|----------|
| NC SATA A R2D CP | SATA_85D | SATA_R2D | 11 73 |
| NC SATA A R2D CN | SATA_85D | SATA_R2D | 11 73 |
| NC SATA A D2RP | SATA_85D | SATA_D2R | 11 73 |
| NC SATA A D2RN | SATA_85D | SATA_D2R | 11 73 |
| NC SATA B R2D CP | SATA_85D | SATA_R2D | 11 73 |
| NC SATA B R2D CN | SATA_85D | SATA_R2D | 11 73 |
| NC SATA B D2RP | SATA_85D | SATA_D2R | 11 73 |
| NC SATA B D2RN | SATA_85D | SATA_D2R | 11 73 |
| PCH SATA RCOMP | SATA_45SE | SATA_RCOMP | 11 |
| USB_EXTA P | USB_85D | USB | 13 38 |
| USB_EXTA N | USB_85D | USB | 13 38 |
| USB_EXTA MIXED P | USB_85D | USB | 38 |
| USB_EXTA MIXED N | USB_85D | USB | 38 |
| USB_LTI P | USB_85D | USB | 38 |
| USB_LTI N | USB_85D | USB | 38 |
| NC USB EXTCP | USB_85D | USB | 13 73 |
| NC USB EXTCN | USB_85D | USB | 13 73 |
| NC USB SDP | USB_85D | USB | 13 73 |
| NC USB SDN | USB_85D | USB | 13 73 |
| SMC DEBUGPRT RX L | CPU_45S | CPU_ITP | 38 41 42 |
| SMC DEBUGPRT TX L | CPU_45S | CPU_ITP | 38 41 42 |
| NC USB SMC P | USB_85D | USB | 73 |
| NC USB SMCN | USB_85D | USB | 73 |
| NC USB 6P | USB_85D | USB | 13 73 |
| NC USB 6N | USB_85D | USB | 13 73 |
| NC USB 7P | USB_85D | USB | 13 73 |
| NC USB 7N | USB_85D | USB | 13 73 |
| USB_EXTB P | USB_85D | USB | 13 69 72 |
| USB_EXTB N | USB_85D | USB | 13 69 72 |
| NC USB EXTD P | USB_85D | USB | 13 73 |
| NC USB EXTDN | USB_85D | USB | 13 73 |
| USB_BT P | USB_85D | USB | 13 34 |
| USB_BT N | USB_85D | USB | 13 34 |
| USB_BT CONN P | USB_85D | USB | 34 72 |
| USB_BT CONN N | USB_85D | USB | 34 72 |
| NC USB IRP | USB_85D | USB | 13 73 |
| NC USB IRN | USB_85D | USB | 13 73 |
| USB_TPAD P | USB_85D | USB | 13 39 72 |
| USB_TPAD N | USB_85D | USB | 13 39 72 |
| USB_TPAD R P | USB_85D | USB | 13 39 72 |
| USB_TPAD R N | USB_85D | USB | 13 39 72 |
| PCH USB RBIAS | PCH_USB_RBIAS | USB_RBIAS | 13 |
| USB3_EXTA D2R P | USB_85D | USB3_D2R | 13 38 |
| USB3_EXTA D2R N | USB_85D | USB3_D2R | 13 38 |
| USB3_EXTA D2R C P | USB_85D | USB3_D2R | 13 38 |
| USB3_EXTA D2R C N | USB_85D | USB3_D2R | 13 38 |
| USB3_EXTA R2D P | USB_85D | USB3_R2D | 38 |
| USB3_EXTA R2D N | USB_85D | USB3_R2D | 38 |
| USB3_EXTA R2D C P | USB_85D | USB3_R2D | 13 38 |
| USB3_EXTA R2D C N | USB_85D | USB3_R2D | 13 38 |
| USB3_EXTB D2R P | USB_85D | USB3_D2R | 13 69 72 |
| USB3_EXTB D2R N | USB_85D | USB3_D2R | 13 69 72 |
| USB3_EXTB D2R C P | USB_85D | USB3_D2R | 13 69 72 |
| USB3_EXTB D2R C N | USB_85D | USB3_D2R | 13 69 72 |
| USB3_EXTB R2D P | USB_85D | USB3_R2D | 69 72 |
| USB3_EXTB R2D N | USB_85D | USB3_R2D | 69 72 |
| USB3_EXTB R2D C P | USB_85D | USB3_R2D | 13 69 |
| USB3_EXTB R2D C N | USB_85D | USB3_R2D | 13 69 |
| NC USB3 EXTC D2RP | USB_85D | USB3_D2R | 13 73 |
| NC USB3 EXTC D2RN | USB_85D | USB3_D2R | 13 73 |
| NC USB3 EXTC R2D CP | USB_85D | USB3_R2D | 13 73 |
| NC USB3 EXTC R2D CN | USB_85D | USB3_R2D | 13 73 |
| NC USB3 EXT D2RP | USB_85D | USB3_D2R | 13 73 |
| NC USB3 EXT D2RN | USB_85D | USB3_D2R | 13 73 |
| NC USB3 EXT D2R CP | USB_85D | USB3_R2D | 13 73 |
| NC USB3 EXT D2R CN | USB_85D | USB3_R2D | 13 73 |

Clock Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | NET_TYPE |
|---------------------------|--------------|----------|----------|
| SYSCLK_CLK32K_RTC | CLK_SLOW_45S | CLK_SLOW | 11 19 |
| SYSCLK_CLK25M_SB | CLK_25M_45S | CLK_25M | 11 19 |
| SYSCLK_CLK25M_CAM | CLK_25M_45S | CLK_25M | 11 19 |
| SYSCLK_CLK25M_TBT | CLK_25M_45S | CLK_25M | 19 28 |
| SYSCLK_CLK25M_TBT_R | CLK_25M_45S | CLK_25M | 28 |

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

PCH Constraints 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 112 OF 118
SHEET 76 OF 82

LPC Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| LPC_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| CLK_LPC_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| LPC | * | 6 MIL | ? |
| CLK_LPC | * | 8 MIL | ? |

SMBus Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SMB_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SMB | * | =2x_DIELECTRIC | ? |

HD Audio Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| HDA_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| HDA | * | =2x_DIELECTRIC | ? |

SPI Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SPI_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SPI | * | 8 MIL | ? |
| SPI3X | * | =3x_DIELECTRIC | ? |

PCH Single Net Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCH_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| PCH_SE | * | =2x_DIELECTRIC | ? | PCH_SE | TOP,BOTTOM | =3x_DIELECTRIC | ? |

PCI-Express

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCIE_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |
| CLK_PCIE_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| PCIE_2SAME | * | =2X_DIELECTRIC | ? | PCIE_2SAME | TOP,BOTTOM | =4X_DIELECTRIC | ? |
| PCIE_TXRX | * | =6X_DIELECTRIC | ? | PCIE_TXRX | TOP,BOTTOM | =10X_DIELECTRIC | ? |
| PCIE_2OTHER | * | =4X_DIELECTRIC | ? | PCIE_2OTHER | TOP,BOTTOM | =6X_DIELECTRIC | ? |
| PCIE_2CLK | * | =7X_DIELECTRIC | ? | PCIE_2CLK | TOP,BOTTOM | =10X_DIELECTRIC | ? |
| PCIECLK_2OTHER | * | =7X_DIELECTRIC | ? | PCIECLK_2OTHER | TOP,BOTTOM | =10X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| PCIE_* | =SAME | * | PCIE_2SAME |
| PCIE_R2D | PCIE_D2R | * | PCIE_TXRX |
| PCIE_* | * | * | PCIE_2OTHER |
| PCIE_* | CLK_* | * | PCIE_2CLK |
| CLK_PCIE | * | * | PCIECLK_2OTHER |

PCH Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | NET_TYPE |
|---------------------------|------------------------|----------|-------------------------|
| LPC_AD | LPC_45S | LPC | LPC AD<3..0> |
| LPC_FRAME_L | LPC_45S | LPC | LPC FRAME L |
| SMBUS_PCH_CLK | SMB_45S | SMB | SMBUS PCH CLK |
| SMBUS_PCH_DATA | SMB_45S | SMB | SMBUS PCH DATA |
| SMBUS_PCH_0_CLK | SMB_45S | SMB | SML PCH 0 CLK |
| SMBUS_PCH_0_DATA | SMB_45S | SMB | SML PCH 0 DATA |
| SMBUS_PCH_1_CLK | SMB_45S | SMB | SML PCH 1 CLK |
| SMBUS_PCH_1_DATA | SMB_45S | SMB | SML PCH 1 DATA |
| HDA_BIT_CLK | HDA_45S | HDA | HDA BIT CLK |
| HDA_SYNC | HDA_45S | HDA | HDA BIT CLK R |
| HDA_SYNC | HDA_45S | HDA | HDA SYNC |
| HDA_SYNC_R | HDA_45S | HDA | HDA SYNC R |
| HDA_RST_L | HDA_45S | HDA | HDA RST L |
| HDA_RST_R | HDA_45S | HDA | HDA RST R |
| HDA_SDIN0 | HDA_45S | HDA | HDA SDIN0 |
| HDA_SDIN0_R | HDA_45S | HDA | CS4208 HDA SDOUT0 R |
| HDA_SDOUT | HDA_45S | HDA | HDA SDOUT |
| HDA_SDOUT_R | HDA_45S | HDA | HDA SDOUT R |
| USB3_SD_R2D | USB3_85D | USB3_R2D | USB3 SD R2D C P |
| USB3_SD_R2D | USB3_85D | USB3_R2D | USB3 SD R2D C N |
| USB3_SD_D2R | USB3_85D | USB3_D2R | USB3 SD D2R P |
| USB3_SD_D2R | USB3_85D | USB3_D2R | USB3 SD D2R N |
| PCIE_AP_R2D | PCIE_85D | PCIE_R2D | PCIE AP R2D P |
| PCIE_AP_R2D | PCIE_85D | PCIE_R2D | PCIE AP R2D N |
| PCIE_AP_R2D | PCIE_85D | PCIE_R2D | PCIE AP R2D C P |
| PCIE_AP_R2D | PCIE_85D | PCIE_R2D | PCIE AP R2D C N |
| PCIE_AP_R2D | PCIE_85D | PCIE_R2D | PCIE AP R2D PI P |
| PCIE_AP_R2D | PCIE_85D | PCIE_R2D | PCIE AP R2D PI N |
| PCIE_AP_D2R | PCIE_85D | PCIE_D2R | PCIE AP D2R P |
| PCIE_AP_D2R | PCIE_85D | PCIE_D2R | PCIE AP D2R N |
| PCIE_AP_D2R | PCIE_85D | PCIE_D2R | PCIE AP D2R PI P |
| PCIE_AP_D2R | PCIE_85D | PCIE_D2R | PCIE AP D2R PI N |
| PCIE_CAMERA_R2D | PCIE_85D | PCIE_R2D | PCIE CAMERA R2D P |
| PCIE_CAMERA_R2D | PCIE_85D | PCIE_R2D | PCIE CAMERA R2D N |
| PCIE_CAMERA_R2D | PCIE_85D | PCIE_R2D | PCIE CAMERA R2D C P |
| PCIE_CAMERA_R2D | PCIE_85D | PCIE_R2D | PCIE CAMERA R2D C N |
| PCIE_CAMERA_D2R | PCIE_85D | PCIE_D2R | PCIE CAMERA D2R P |
| PCIE_CAMERA_D2R | PCIE_85D | PCIE_D2R | PCIE CAMERA D2R N |
| PCIE_CAMERA_D2R | PCIE_85D | PCIE_D2R | PCIE CAMERA D2R C P |
| PCIE_CAMERA_D2R | PCIE_85D | PCIE_D2R | PCIE CAMERA D2R C N |
| CLK_LPC_45S | CLK_LPC_45S | CLK_LPC | LPC CLK33M SMC R |
| CLK_LPC_45S | CLK_LPC_45S | CLK_LPC | LPC CLK33M SMC |
| CLK_LPC_45S | CLK_LPC_45S | CLK_LPC | NC LPC CLK33M LPCPLUS R |
| CLK_PCIE_100M | CLK_PCIE_100M | CLK_PCIE | PCH CLK33M PCIIN |
| CLK_PCIE_100M | CLK_PCIE_100M | CLK_PCIE | PCH CLK14P3M_REFCLK |
| CLK_PCIE_100M | CLK_PCIE_100M | CLK_PCIE | PCH CLK33M PCIOUT |
| CLK_PCIE_100M_PCH | CLK_PCIE_100M_PCH | CLK_PCIE | PCIE CLK100M PCH P |
| CLK_PCIE_100M_PCH | CLK_PCIE_100M_PCH | CLK_PCIE | PCIE CLK100M PCH N |
| CLK_PCIE_100M_TBT | CLK_PCIE_100M_TBT | CLK_PCIE | PCIE CLK100M TBT P |
| CLK_PCIE_100M_TBT | CLK_PCIE_100M_TBT | CLK_PCIE | PCIE CLK100M TBT N |
| CLK_PCIE_100M_DOT | CLK_PCIE_100M_DOT | CLK_PCIE | PCH CLK96M DOT P |
| CLK_PCIE_100M_DOT | CLK_PCIE_100M_DOT | CLK_PCIE | PCH CLK96M DOT N |
| CLK_PCIE_100M_SATA | CLK_PCIE_100M_SATA | CLK_PCIE | PCH CLK100M SATA P |
| CLK_PCIE_100M_SATA | CLK_PCIE_100M_SATA | CLK_PCIE | PCH CLK100M SATA N |
| CLK_PCIE_100M_SD | CLK_PCIE_100M_SD | CLK_PCIE | PCIE CLK100M SD P |
| CLK_PCIE_100M_SD | CLK_PCIE_100M_SD | CLK_PCIE | PCIE CLK100M SD N |
| CLK_PCIE_100M_AP | CLK_PCIE_100M_AP | CLK_PCIE | PCIE CLK100M AP P |
| CLK_PCIE_100M_AP | CLK_PCIE_100M_AP | CLK_PCIE | PCIE CLK100M AP N |
| CLK_PCIE_100M_AP_CONN | CLK_PCIE_100M_AP_CONN | CLK_PCIE | PCIE CLK100M AP CONN P |
| CLK_PCIE_100M_AP_CONN | CLK_PCIE_100M_AP_CONN | CLK_PCIE | PCIE CLK100M AP CONN N |
| CLK_PCIE_100M_CAMERA | CLK_PCIE_100M_CAMERA | CLK_PCIE | PCIE CLK100M CAMERA P |
| CLK_PCIE_100M_CAMERA | CLK_PCIE_100M_CAMERA | CLK_PCIE | PCIE CLK100M CAMERA N |
| CLK_PCIE_100M_CAMERA_C | CLK_PCIE_100M_CAMERA_C | CLK_PCIE | PCIE CLK100M CAMERA C P |
| CLK_PCIE_100M_CAMERA_C | CLK_PCIE_100M_CAMERA_C | CLK_PCIE | PCIE CLK100M CAMERA C N |
| CLK_PCIE_100M_SSD | CLK_PCIE_100M_SSD | CLK_PCIE | PCIE CLK100M SSD P |
| CLK_PCIE_100M_SSD | CLK_PCIE_100M_SSD | CLK_PCIE | PCIE CLK100M SSD N |

PCH Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | NET_TYPE |
|---------------------------|----------|---------|--------------------|
| PCH_PM_NET | PCH_45S | PCH_SE | PCH INTRUDER L |
| PCH_PM_NET | PCH_45S | PCH_SE | PCH INTVRMEN L |
| PCH_PM_NET | PCH_45S | PCH_SE | PCH DSWVRMEN |
| PCH_PM_NET | PCH_45S | PCH_SE | PCH SRTRCST L |
| PCH_PM_NET | PCH_45S | PCH_SE | PM RSMSRST L |
| PCH_PM_NET | PCH_45S | PCH_SE | PM SYSRST L |
| PCH_PM_NET | PCH_45S | PCH_SE | PM PCH PWROK |
| PCH_PM_NET | PCH_45S | PCH_SE | PM PCH PWROK |
| PCH_PM_NET | PCH_45S | PCH_SE | PM DSW PWROK |
| PCH_PM_NET | PCH_45S | PCH_SE | PM PCH SYS PWROK |
| PCH_PM_NET | PCH_45S | PCH_SE | PM PWRBTN L |
| PCH_PM_NET | PCH_45S | PCH_SE | PM THRMTRIP L R |
| PCH_PCH_WAKE | PCH_45S | PCH_SE | PCIE WAKE L |
| PCH_PM_NET | PCH_45S | PCH_SE | PCIE RCIN L |
| SPI_MLB | SPI_45S | SPI3X | SPI ALT CLK |
| SPI_MLB | SPI_45S | SPI | SPI CLK |
| SPI_MLB | SPI_45S | SPI | SPI CLK R |
| SPI_MLB | SPI_45S | SPI3X | SPI MLB CLK |
| SPI_MLB | SPI_45S | SPI3X | SPI SMC CLK |
| SPI_MLB | SPI_45S | SPI3X | SPI ALT CS L |
| SPI_MLB | SPI_45S | SPI | SPI CS0 L |
| SPI_MLB | SPI_45S | SPI | SPI CS0 R L |
| SPI_MLB | SPI_45S | SPI3X | SPI MLB CS L |
| SPI_MLB | SPI_45S | SPI3X | SPI SMC CS L |
| SPI_MLB | SPI_45S | SPI3X | SPI ALT IO1 MISO |
| SPI_MLB | SPI_45S | SPI | SPI MISO |
| SPI_MLB | SPI_45S | SPI | SPI MISO R |
| SPI_MLB | SPI_45S | SPI3X | SPI MLB IO1 MISO |
| SPI_MLB | SPI_45S | SPI3X | SPI SMC MISO |
| SPI_MLB | SPI_45S | SPI3X | SPI ALT IO0 MOSI |
| SPI_MLB | SPI_45S | SPI | SPI MOSI |
| SPI_MLB | SPI_45S | SPI | SPI MOSI R |
| SPI_MLB | SPI_45S | SPI3X | SPI MLB IO0 MOSI |
| SPI_MLB | SPI_45S | SPI3X | SPI SMC MOSI |
| SPI_MLB_IO2 | SPI_45S | SPI3X | SPI IO<2> |
| SPI_MLB_IO2 | SPI_45S | SPI3X | SPI MLB IO2 WP L |
| SPI_MLB_IO2 | SPI_45S | SPI3X | SPI ALT IO2 WP L |
| SPI_MLB_IO3 | SPI_45S | SPI3X | SPI IO<3> |
| SPI_MLB_IO3 | SPI_45S | SPI3X | SPI MLB IO3 HOLD L |
| SPI_MLB_IO3 | SPI_45S | SPI3X | SPI ALT IO3 HOLD L |
| SPI_TPAD | SPI_45S | SPI | TPAD SPI SCLK |
| SPI_TPAD_CS | SPI_45S | SPI | TPAD SPI CS L |
| SPI_TPAD | SPI_45S | SPI | TPAD SPI MISO |
| SPI_TPAD | SPI_45S | SPI | TPAD SPI MOSI |

SYNC MASTER=CLEAN X305 PRG SYNC DATE=02/18/2014

PCH Constraints 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> SIZE D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 113 OF 118

SHEET 77 OF 82

Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MEM_37S | * | =37_OHM_SE | =37_OHM_SE | =37_OHM_SE | =37_OHM_SE | =STANDARD | =STANDARD |
| MEM_40S | * | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =STANDARD | =STANDARD |
| MEM_72D | * | =72_OHM_DIFF | =72_OHM_DIFF | =72_OHM_DIFF | =72_OHM_DIFF | =72_OHM_DIFF | =72_OHM_DIFF |
| MEM_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| MEM_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

Spacing Rule Sets

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MEM_DATA2SELF | * | =2x_DIELECTRIC | ? |
| MEM_DQS2OWNDATA | * | =2x_DIELECTRIC | ? |
| MEM_CMD2CMD | * | =2x_DIELECTRIC | ? |
| MEM_CMD2CTRL | * | =2x_DIELECTRIC | ? |
| MEM_CTRL2CTRL | * | =2x_DIELECTRIC | ? |
| MEM_CLK2CLK | * | =4x_DIELECTRIC | ? |
| MEM_2OTHERMEM | * | =4x_DIELECTRIC | ? |
| MEM_2PWR | * | =2x_DIELECTRIC | ? |
| MEM_2GND | * | =2x_DIELECTRIC | ? |
| MEM_2OTHER | * | =6x_DIELECTRIC | ? |

Memory Bus Spacing Group Assignments

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_*_DATA_* | * | * | MEM_2OTHER |
| MEM_*_DQS_* | * | * | MEM_2OTHER |
| MEM_CMD | * | * | MEM_2OTHER |
| MEM_CTRL | * | * | MEM_2OTHER |
| MEM_CLK | * | * | MEM_2OTHER |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_*_DATA_* | =SAME | * | MEM_DATA2SELF |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CMD | MEM_CMD | * | MEM_CMD2CMD |
| MEM_CMD | MEM_CTRL | * | MEM_CMD2CTRL |
| MEM_CTRL | MEM_CTRL | * | MEM_CTRL2CTRL |
| MEM_CLK | MEM_CLK | * | MEM_CLK2CLK |
| MEM_* | MEM_* | * | MEM_2OTHERMEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_A_DQS_0 | MEM_A_DATA_0 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_1 | MEM_A_DATA_1 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_2 | MEM_A_DATA_2 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_3 | MEM_A_DATA_3 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_4 | MEM_A_DATA_4 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_5 | MEM_A_DATA_5 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_6 | MEM_A_DATA_6 | * | MEM_DQS2OWNDATA |
| MEM_A_DQS_7 | MEM_A_DATA_7 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_0 | MEM_B_DATA_0 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_1 | MEM_B_DATA_1 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_2 | MEM_B_DATA_2 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_3 | MEM_B_DATA_3 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_4 | MEM_B_DATA_4 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_5 | MEM_B_DATA_5 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_6 | MEM_B_DATA_6 | * | MEM_DQS2OWNDATA |
| MEM_B_DQS_7 | MEM_B_DATA_7 | * | MEM_DQS2OWNDATA |

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.

SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

Memory to Power Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_PWR | MEM_* | * | MEM_2PWR |
| MEM_PWR | * | * | DEFAULT |

Memory to GND Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GND | MEM_* | * | MEM_2GND |

Memory Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|----------|--------------|------------------------|----------------------|
| | PHYSICAL | SPACING | | |
| MEM_A_CLK0 | MEM_72D | MEM_CLK | MEM A CLK P<0> | 7 23 27 |
| MEM_A_CLK0 | MEM_72D | MEM_CLK | MEM A CLK N<0> | 7 23 27 |
| MEM_A_CLK1 | MEM_72D | MEM_CLK | MEM A CLK P<1> | 7 24 27 |
| MEM_A_CLK1 | MEM_72D | MEM_CLK | MEM A CLK N<1> | 7 24 27 |
| MEM_A_CNTRL0 | MEM_40S | MEM_CTRL | MEM A CKE<0> | 7 23 27 |
| MEM_A_CNTRL1 | MEM_40S | MEM_CTRL | MEM A CKE<1> | 7 24 27 |
| MEM_A_CNTRL0 | MEM_40S | MEM_CTRL | MEM A CS L<0> | 7 23 27 |
| MEM_A_CNTRL1 | MEM_40S | MEM_CTRL | MEM A CS L<1> | 7 24 27 |
| MEM_A_CNTRL0 | MEM_40S | MEM_CTRL | MEM A ODT<0> | 7 23 27 |
| MEM_A_CNTRL1 | MEM_40S | MEM_CTRL | MEM A ODT<1> | 7 24 27 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A A<15..0> | 7 23 24 27 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A BA<2..0> | 7 23 24 27 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A RAS L | 7 23 24 27 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A CAS L | 7 23 24 27 |
| MEM_A_CMD | MEM_40S | MEM_CMD | MEM A WE L | 7 23 24 27 |
| MEM_A_DATA_0 | MEM_45S | MEM_A_DATA_0 | MEM A DQ<7..0> | 7 23 24 |
| MEM_A_DATA_1 | MEM_45S | MEM_A_DATA_1 | MEM A DQ<15..8> | 7 23 24 |
| MEM_A_DATA_2 | MEM_45S | MEM_A_DATA_2 | MEM A DQ<23..16> | 7 23 24 |
| MEM_A_DATA_3 | MEM_45S | MEM_A_DATA_3 | MEM A DQ<31..24> | 7 23 24 |
| MEM_A_DATA_4 | MEM_45S | MEM_A_DATA_4 | MEM A DQ<39..32> | 7 23 24 |
| MEM_A_DATA_5 | MEM_45S | MEM_A_DATA_5 | MEM A DQ<47..40> | 7 23 24 |
| MEM_A_DATA_6 | MEM_45S | MEM_A_DATA_6 | MEM A DQ<55..48> | 7 23 24 |
| MEM_A_DATA_7 | MEM_45S | MEM_A_DATA_7 | MEM A DQ<63..56> | 7 23 24 |
| MEM_A_DQS0 | MEM_85D | MEM_A_DQS_0 | MEM A DQS P<0> | 7 23 24 |
| MEM_A_DQS0 | MEM_85D | MEM_A_DQS_0 | MEM A DQS N<0> | 7 23 24 |
| MEM_A_DQS1 | MEM_85D | MEM_A_DQS_1 | MEM A DQS P<1> | 7 23 24 |
| MEM_A_DQS1 | MEM_85D | MEM_A_DQS_1 | MEM A DQS N<1> | 7 23 24 |
| MEM_A_DQS2 | MEM_85D | MEM_A_DQS_2 | MEM A DQS P<2> | 7 23 24 |
| MEM_A_DQS2 | MEM_85D | MEM_A_DQS_2 | MEM A DQS N<2> | 7 23 24 |
| MEM_A_DQS3 | MEM_85D | MEM_A_DQS_3 | MEM A DQS P<3> | 7 23 24 |
| MEM_A_DQS3 | MEM_85D | MEM_A_DQS_3 | MEM A DQS N<3> | 7 23 24 |
| MEM_A_DQS4 | MEM_85D | MEM_A_DQS_4 | MEM A DQS P<4> | 7 23 24 |
| MEM_A_DQS4 | MEM_85D | MEM_A_DQS_4 | MEM A DQS N<4> | 7 23 24 |
| MEM_A_DQS5 | MEM_85D | MEM_A_DQS_5 | MEM A DQS P<5> | 7 23 24 |
| MEM_A_DQS5 | MEM_85D | MEM_A_DQS_5 | MEM A DQS N<5> | 7 23 24 |
| MEM_A_DQS6 | MEM_85D | MEM_A_DQS_6 | MEM A DQS P<6> | 7 23 24 |
| MEM_A_DQS6 | MEM_85D | MEM_A_DQS_6 | MEM A DQS N<6> | 7 23 24 |
| MEM_A_DQS7 | MEM_85D | MEM_A_DQS_7 | MEM A DQS P<7> | 7 23 24 |
| MEM_A_DQS7 | MEM_85D | MEM_A_DQS_7 | MEM A DQS N<7> | 7 23 24 |
| MEM_B_CLK0 | MEM_72D | MEM_CLK | MEM B CLK P<0> | 7 25 27 |
| MEM_B_CLK0 | MEM_72D | MEM_CLK | MEM B CLK N<0> | 7 25 27 |
| MEM_B_CLK1 | MEM_72D | MEM_CLK | MEM B CLK P<1> | 7 26 27 |
| MEM_B_CLK1 | MEM_72D | MEM_CLK | MEM B CLK N<1> | 7 26 27 |
| MEM_B_CNTRL0 | MEM_40S | MEM_CTRL | MEM B CKE<0> | 7 25 27 |
| MEM_B_CNTRL1 | MEM_40S | MEM_CTRL | MEM B CKE<1> | 7 26 27 |
| MEM_B_CNTRL0 | MEM_40S | MEM_CTRL | MEM B CS L<0> | 7 25 27 |
| MEM_B_CNTRL1 | MEM_40S | MEM_CTRL | MEM B CS L<1> | 7 26 27 |
| MEM_B_CNTRL0 | MEM_40S | MEM_CTRL | MEM B ODT<0> | 7 25 27 |
| MEM_B_CNTRL1 | MEM_40S | MEM_CTRL | MEM B ODT<1> | 7 26 27 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B A<15..0> | 7 25 26 27 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B BA<2..0> | 7 25 26 27 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B RAS L | 7 25 26 27 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B CAS L | 7 25 26 27 |
| MEM_B_CMD | MEM_40S | MEM_CMD | MEM B WE L | 7 25 26 27 |
| MEM_B_DATA_0 | MEM_45S | MEM_B_DATA_0 | MEM B DQ<7..0> | 7 25 26 |
| MEM_B_DATA_1 | MEM_45S | MEM_B_DATA_1 | MEM B DQ<15..8> | 7 25 26 |
| MEM_B_DATA_2 | MEM_45S | MEM_B_DATA_2 | MEM B DQ<23..16> | 7 25 26 |
| MEM_B_DATA_3 | MEM_45S | MEM_B_DATA_3 | MEM B DQ<31..24> | 7 25 26 |
| MEM_B_DATA_4 | MEM_45S | MEM_B_DATA_4 | MEM B DQ<39..32> | 7 25 26 |
| MEM_B_DATA_5 | MEM_45S | MEM_B_DATA_5 | MEM B DQ<47..40> | 7 25 26 |
| MEM_B_DATA_6 | MEM_45S | MEM_B_DATA_6 | MEM B DQ<55..48> | 7 25 26 |
| MEM_B_DATA_7 | MEM_45S | MEM_B_DATA_7 | MEM B DQ<63..56> | 7 25 26 |
| MEM_B_DQS0 | MEM_85D | MEM_B_DQS_0 | MEM B DQS P<0> | 7 25 26 |
| MEM_B_DQS0 | MEM_85D | MEM_B_DQS_0 | MEM B DQS N<0> | 7 25 26 |
| MEM_B_DQS1 | MEM_85D | MEM_B_DQS_1 | MEM B DQS P<1> | 7 25 26 |
| MEM_B_DQS1 | MEM_85D | MEM_B_DQS_1 | MEM B DQS N<1> | 7 25 26 |
| MEM_B_DQS2 | MEM_85D | MEM_B_DQS_2 | MEM B DQS P<2> | 7 25 26 |
| MEM_B_DQS2 | MEM_85D | MEM_B_DQS_2 | MEM B DQS N<2> | 7 25 26 |
| MEM_B_DQS3 | MEM_85D | MEM_B_DQS_3 | MEM B DQS P<3> | 7 25 26 |
| MEM_B_DQS3 | MEM_85D | MEM_B_DQS_3 | MEM B DQS N<3> | 7 25 26 |
| MEM_B_DQS4 | MEM_85D | MEM_B_DQS_4 | MEM B DQS P<4> | 7 25 26 |
| MEM_B_DQS4 | MEM_85D | MEM_B_DQS_4 | MEM B DQS N<4> | 7 25 26 |
| MEM_B_DQS5 | MEM_85D | MEM_B_DQS_5 | MEM B DQS P<5> | 7 25 26 |
| MEM_B_DQS5 | MEM_85D | MEM_B_DQS_5 | MEM B DQS N<5> | 7 25 26 |
| MEM_B_DQS6 | MEM_85D | MEM_B_DQS_6 | MEM B DQS P<6> | 7 25 26 |
| MEM_B_DQS6 | MEM_85D | MEM_B_DQS_6 | MEM B DQS N<6> | 7 25 26 |
| MEM_B_DQS7 | MEM_85D | MEM_B_DQS_7 | MEM B DQS P<7> | 7 25 26 |
| MEM_B_DQS7 | MEM_85D | MEM_B_DQS_7 | MEM B DQS N<7> | 7 25 26 |
| | | MEM_PWR | PP0V75_S3 MEM VREFD0 A | 22 23 24 71 75 |
| | | MEM_PWR | PP0V75_S3 MEM VREFCA | 22 23 24 25 26 71 75 |
| | | MEM_PWR | PP1V35_S3 MEM | 22 23 24 25 26 46 70 |

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

Apple Inc.

Memory Constraints

DRAWING NUMBER: <SCH_NUM> SIZE: D

REVISION: <E4LABEL>

BRANCH: <BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 114 OF 118

SHEET: 78 OF 82

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TBT_SPI_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| TBT_SPI | * | =2x_DIELECTRIC | ? |

Thunderbolt/DP Connector Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TBTDP_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

TBT_DP Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TBTDP_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| TBTDP_2SAME | * | =3x_DIELECTRIC | ? |
| TBTDP_TXRX | * | =6x_DIELECTRIC | ? |
| TBTDP_2OTHER | * | =4x_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| TBTDP_* | =SAME | * | TBTDP_2SAME |
| TBTDP_R2D | TBTDP_D2R | * | TBTDP_TXRX |
| TBTDP_* | * | * | TBTDP_2OTHER |

Thunderbolt/DP Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | NET_TYPE |
|---------------------------|-----------|-------------|---------------------|
| TBT_A_R2D | TBTDP_85D | TBTDP_R2D | TBT A R2D C P<1..0> |
| TBT_A_R2D | TBTDP_85D | TBTDP_R2D | TBT A R2D C N<1..0> |
| TBT_A_R2D | TBTDP_85D | TBTDP_R2D | TBT A R2D P<1..0> |
| TBT_A_R2D | TBTDP_85D | TBTDP_R2D | TBT A R2D N<1..0> |
| DP_A_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPA ML C P<1> |
| DP_A_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPA ML C N<1> |
| DP_A_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPA ML P<1> |
| DP_A_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPA ML N<1> |
| DP_A_LSX_ML | DP_85D | DISPLAYPORT | DP A LSX ML P<1> |
| DP_A_LSX_ML | DP_85D | DISPLAYPORT | DP A LSX ML N<1> |
| DP_TBTPA_ML | DP_85D | DISPLAYPORT | DP TBTPA ML C P<3> |
| DP_TBTPA_ML | DP_85D | DISPLAYPORT | DP TBTPA ML C N<3> |
| DP_TBTPA_ML | DP_85D | DISPLAYPORT | DP TBTPA ML P<3> |
| DP_TBTPA_ML | DP_85D | DISPLAYPORT | DP TBTPA ML N<3> |
| TBT_A_D2R0 | TBTDP_85D | TBTDP_D2R | TBT A D2R C P<0> |
| TBT_A_D2R0 | TBTDP_85D | TBTDP_D2R | TBT A D2R C N<0> |
| TBT_A_D2R0 | TBTDP_85D | TBTDP_D2R | TBT A D2R P<0> |
| TBT_A_D2R0 | TBTDP_85D | TBTDP_D2R | TBT A D2R N<0> |
| TBT_A_D2R1 | TBTDP_85D | TBTDP_D2R | TBT A D2R C P<1> |
| TBT_A_D2R1 | TBTDP_85D | TBTDP_D2R | TBT A D2R C N<1> |
| TBT_A_D2R1 | TBTDP_85D | TBTDP_D2R | TBT A D2R P<1> |
| TBT_A_D2R1 | TBTDP_85D | TBTDP_D2R | TBT A D2R N<1> |
| TBT_A_D2R1 | TBTDP_85D | TBTDP_D2R | TBT A D2R1 AUXDDC P |
| TBT_A_D2R1 | TBTDP_85D | TBTDP_D2R | TBT A D2R1 AUXDDC N |
| TBT_A_AUXCH | DP_85D | | DP TBTPA AUXCH C P |
| TBT_A_AUXCH | DP_85D | | DP TBTPA AUXCH C N |
| TBT_A_AUXCH | DP_85D | | DP TBTPA AUXCH P |
| TBT_A_AUXCH | DP_85D | | DP TBTPA AUXCH N |
| TBT_B_R2D | TBTDP_85D | TBTDP_R2D | TBT B R2D C P<1..0> |
| TBT_B_R2D | TBTDP_85D | TBTDP_R2D | TBT B R2D C N<1..0> |
| TBT_B_R2D | TBTDP_85D | TBTDP_R2D | TBT B R2D P<1..0> |
| TBT_B_R2D | TBTDP_85D | TBTDP_R2D | TBT B R2D N<1..0> |
| DP_B_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPB ML C P<1> |
| DP_B_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPB ML C N<1> |
| DP_B_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPB ML P<1> |
| DP_B_LSX_ML | DP_85D | DISPLAYPORT | DP TBTPB ML N<1> |
| DP_B_LSX_ML | DP_85D | DISPLAYPORT | DP B LSX ML P<1> |
| DP_B_LSX_ML | DP_85D | DISPLAYPORT | DP B LSX ML N<1> |
| DP_TBTPB_ML | DP_85D | DISPLAYPORT | DP TBTPB ML C P<3> |
| DP_TBTPB_ML | DP_85D | DISPLAYPORT | DP TBTPB ML C N<3> |
| DP_TBTPB_ML | DP_85D | DISPLAYPORT | DP TBTPB ML P<3> |
| DP_TBTPB_ML | DP_85D | DISPLAYPORT | DP TBTPB ML N<3> |
| TBT_B_D2R0 | TBTDP_85D | TBTDP_D2R | TBT B D2R C P<0> |
| TBT_B_D2R0 | TBTDP_85D | TBTDP_D2R | TBT B D2R C N<0> |
| TBT_B_D2R0 | TBTDP_85D | TBTDP_D2R | TBT B D2R P<0> |
| TBT_B_D2R0 | TBTDP_85D | TBTDP_D2R | TBT B D2R N<0> |
| TBT_B_D2R1 | TBTDP_85D | TBTDP_D2R | TBT B D2R C P<1> |
| TBT_B_D2R1 | TBTDP_85D | TBTDP_D2R | TBT B D2R C N<1> |
| TBT_B_D2R1 | TBTDP_85D | TBTDP_D2R | TBT B D2R P<1> |
| TBT_B_D2R1 | TBTDP_85D | TBTDP_D2R | TBT B D2R N<1> |
| TBT_B_D2R1 | TBTDP_85D | TBTDP_D2R | TBT B D2R1 AUXDDC P |
| TBT_B_D2R1 | TBTDP_85D | TBTDP_D2R | TBT B D2R1 AUXDDC N |
| TBT_B_AUXCH | DP_85D | | DP TBTPB AUXCH C P |
| TBT_B_AUXCH | DP_85D | | DP TBTPB AUXCH C N |
| TBT_B_AUXCH | DP_85D | | DP TBTPB AUXCH P |
| TBT_B_AUXCH | DP_85D | | DP TBTPB AUXCH N |

Only used on dual-port hosts.

Thunderbolt IC Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | NET_TYPE |
|---------------------------|-------------|-------------|------------------------|
| DP_85D | DP_85D | DISPLAYPORT | DP TBTSRC ML C P<3..0> |
| DP_85D | DP_85D | DISPLAYPORT | DP TBTSRC ML C N<3..0> |
| DP_85D | DP_85D | DISPLAYPORT | DP TBTSRC AUXCH C P |
| DP_85D | DP_85D | DISPLAYPORT | DP TBTSRC AUXCH C N |
| TBT_SPI_CLK | TBT_SPI_45S | TBT_SPI | TBT SPI CLK |
| TBT_SPI_MOSI | TBT_SPI_45S | TBT_SPI | TBT SPI MOSI |
| TBT_SPI_MISO | TBT_SPI_45S | TBT_SPI | TBT SPI MISO |
| TBT_SPI_CS_L | TBT_SPI_45S | TBT_SPI | TBT SPI CS L |

Only used on hosts supporting Thunderbolt video-in

| | | | |
|---|--|----------------------|------------|
| SYNC MASTER=SIDLE J45 | | SYNC DATE=12/10/2012 | |
| Thunderbolt Constraints | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | <SCH_NUM> | D |
| | | REVISION | |
| | | <E4LABEL> | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | <BRANCH> | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | PAGE | 115 OF 118 |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | 79 OF 82 |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

MIPI Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MIPI_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| MIPI_2OTHER | * | =4X_DIELECTRIC | ? | MIPI_2OTHER | TOP,BOTTOM | =6X_DIELECTRIC | ? |
| MIPI_2CLK | * | =6X_DIELECTRIC | ? | MIPI_2CLK | TOP,BOTTOM | =8X_DIELECTRIC | ? |
| MIPICLK_2OTHER | * | =7X_DIELECTRIC | ? | MIPICLK_2OTHER | TOP,BOTTOM | =10X_DIELECTRIC | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MIPI_DATA | * | * | MIPI_2OTHER |
| MIPI_DATA | CLK_MIPI | * | MIPI_2CLK |
| CLK_MIPI | * | * | MIPICLK_2OTHER |

Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| S2_MEM_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| S2_MEM_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

Spacing Rule Sets

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| S2_DATA2SELF | * | =2x_DIELECTRIC | ? | S2_DATA2SELF | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_DQS2OWNDATA | * | =2x_DIELECTRIC | ? | S2_DQS2OWNDATA | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_CMD2CMD | * | =2x_DIELECTRIC | ? | S2_CMD2CMD | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_CMD2CTRL | * | =2x_DIELECTRIC | ? | S2_CMD2CTRL | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_CTRL2CTRL | * | =2x_DIELECTRIC | ? | S2_CTRL2CTRL | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2_2OTHERMEM | * | =4x_DIELECTRIC | ? | S2_2OTHERMEM | TOP,BOTTOM | =6x_DIELECTRIC | ? |
| S2MEM_2PWR | * | =2x_DIELECTRIC | ? | S2MEM_2PWR | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2MEM_2GND | * | =2x_DIELECTRIC | ? | S2MEM_2GND | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| S2MEM_2OTHER | * | =6x_DIELECTRIC | ? | S2MEM_2OTHER | TOP,BOTTOM | =10x_DIELECTRIC | ? |

Memory Bus Spacing Group Assignments

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| S2_MEM_DATA* | * | * | S2MEM_2OTHER |
| S2_MEM_DQS* | * | * | S2MEM_2OTHER |
| S2_MEM_CMD | * | * | S2MEM_2OTHER |
| S2_MEM_CTRL | * | * | S2MEM_2OTHER |
| S2_MEM_CLK | * | * | S2MEM_2OTHER |
| S2_MEM_DATA* | =SAME | * | S2_DATA2SELF |
| S2_MEM_CMD | S2_MEM_CMD | * | S2_CMD2CMD |
| S2_MEM_CMD | S2_MEM_CTRL | * | S2_CMD2CTRL |
| S2_MEM_CTRL | S2_MEM_CTRL | * | S2_CTRL2CTRL |
| S2_MEM_* | S2_MEM_* | * | S2_2OTHERMEM |

Memory to Power Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| S2_MEM_PWR | S2_MEM_* | * | S2MEM_2PWR |
| S2_MEM_PWR | * | * | DEFAULT |

Memory to GND Spacing

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GND | S2_MEM_* | * | S2MEM_2GND |

Camera Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | SPACING | NET_TYPE |
|---------------------------|------------|--------------|------------------------|
| S2_MEM_CLK | S2_MEM_85D | S2_MEM_CLK | MEM CAM CLK P |
| S2_MEM_CLK | S2_MEM_85D | S2_MEM_CLK | MEM CAM CLK N |
| S2_MEM_CTRL | S2_MEM_45S | S2_MEM_CTRL | MEM CAM CKE |
| S2_MEM_CTRL | S2_MEM_45S | S2_MEM_CTRL | MEM CAM CS L |
| S2_MEM_CTRL | S2_MEM_45S | S2_MEM_CTRL | MEM CAM ODT |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CTRL | MEM CAM CAS L |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CTRL | MEM CAM RAS L |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CMD | MEM CAM WE L |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CMD | MEM CAM BA<0> |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CMD | MEM CAM BA<1> |
| S2_MEM_CMD | S2_MEM_45S | S2_MEM_CMD | MEM CAM BA<2> |
| S2_MEM_DQS0 | S2_MEM_85D | S2_MEM_DQS0 | MEM CAM DQS P<0> |
| S2_MEM_DQS0 | S2_MEM_85D | S2_MEM_DQS0 | MEM CAM DQS N<0> |
| S2_MEM_DQS1 | S2_MEM_85D | S2_MEM_DQS1 | MEM CAM DQS P<1> |
| S2_MEM_DQS1 | S2_MEM_85D | S2_MEM_DQS1 | MEM CAM DQS N<1> |
| S2_MEM_DATA_0 | S2_MEM_45S | S2_MEM_DATA0 | MEM CAM DM<0> |
| S2_MEM_DATA_1 | S2_MEM_45S | S2_MEM_DATA1 | MEM CAM DM<1> |
| S2_MEM_A | S2_MEM_45S | S2_MEM_CMD | MEM CAM A<14..0> |
| S2_MEM_DATA_0 | S2_MEM_45S | S2_MEM_DATA0 | MEM CAM DO<7..0> |
| S2_MEM_DATA_1 | S2_MEM_45S | S2_MEM_DATA1 | MEM CAM DO<15..8> |
| MIPI_DATA_S2 | MIPI_85D | MIPI_DATA | MIPI DATA P |
| MIPI_DATA_S2 | MIPI_85D | MIPI_DATA | MIPI DATA N |
| MIPI_DATA_S2 | MIPI_85D | MIPI_DATA | MIPI DATA CONN P |
| MIPI_DATA_S2 | MIPI_85D | MIPI_DATA | MIPI DATA CONN N |
| MIPI_CLK_S2 | MIPI_85D | CLK_MIPI | MIPI CLK P |
| MIPI_CLK_S2 | MIPI_85D | CLK_MIPI | MIPI CLK N |
| MIPI_CLK_S2 | MIPI_85D | CLK_MIPI | MIPI CLK CONN P |
| MIPI_CLK_S2 | MIPI_85D | CLK_MIPI | MIPI CLK CONN N |
| | | S2_MEM_PWR | PP1V35 CAM |
| | | S2_MEM_PWR | PP0V675 CAM VREF |
| | | S2_MEM_PWR | PP0V675 MEM CAM VREFCA |
| | | S2_MEM_PWR | PP0V675 MEM CAM VREFDO |

SYNC MASTER=SIDLE J45 SYNC DATE=12/10/2012

Camera Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 116 OF 118
 SHEET: 80 OF 82

8

7

6

5

4

3

2

1

SMC SMBus Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|----------|---------|--------------------|----------------------|
| | PHYSICAL | SPACING | | |
| SMBUS_SMC_2_S3_SCL | SMB_45S | SMB | SMBUS_SMC_2_S3_SCL | 39 41 44 72 |
| SMBUS_SMC_2_S3_SDA | SMB_45S | SMB | SMBUS_SMC_2_S3_SDA | 39 41 44 72 |
| SMBUS_SMC_1_S0_SCL | SMB_45S | SMB | SMBUS_SMC_1_S0_SCL | 41 44 48 |
| SMBUS_SMC_1_S0_SDA | SMB_45S | SMB | SMBUS_SMC_1_S0_SDA | 41 44 48 |
| SMBUS_SMC_0_S0_SCL | SMB_45S | SMB | SMBUS_SMC_0_S0_SCL | 37 41 44 48 68 71 72 |
| SMBUS_SMC_0_S0_SDA | SMB_45S | SMB | SMBUS_SMC_0_S0_SDA | 37 41 44 48 68 71 72 |
| SMBUS_SMC_5_SCL | SMB_45S | SMB | SMBUS_SMC_5_G3_SCL | 41 44 56 57 72 |
| SMBUS_SMC_5_SDA | SMB_45S | SMB | SMBUS_SMC_5_G3_SDA | 41 44 56 57 72 |
| SMBUS_SMC_3_SCL | SMB_45S | SMB | NC SMBUS_SMC_3_SCL | 41 43 |
| SMBUS_SMC_3_SDA | SMB_45S | SMB | NC SMBUS_SMC_3_SDA | 41 43 |

SMBus Charger Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|---------------|---------|------------|----|
| | PHYSICAL | SPACING | | |
| CHGR_CSI | 1T01_DIEPPAIR | | CHGR_CSI_P | 57 |
| | 1T01_DIEPPAIR | | CHGR_CSI_N | 57 |
| CHGR_CSO | 1T01_DIEPPAIR | | CHGR_CSO_P | 57 |
| | 1T01_DIEPPAIR | | CHGR_CSO_N | 57 |

www.chinafix.com

SYNC_MASTER=SIDLE_J45 SYNC_DATE=12/10/2012

SMC Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 117 OF 118
 SHEET: 81 OF 82

8

7

6

5

4

3

2

1

